Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,659,630 Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit...
Memory device systems, systems and methods are disclosed, such as those involving a plurality of stacked memory device dice and a logic die connected to each...
US-9,659,420 Security system of information processing apparatus and security control apparatus
In a security system, a security control apparatus 300 includes an authentication processing unit 31 for perform an authentication on whether the mobile...
US-9,653,647 Ultrathin solid state dies and methods of manufacturing the same
Various embodiments of SST dies and solid state lighting ("SSL") devices with SST dies, assemblies, and methods of manufacturing are described herein. In one...
US-9,653,307 Surface modification compositions, methods of modifying silicon-based materials, and methods of forming high...
A surface modification composition comprising a silylation agent comprising a silyl acetamide, a silylation catalyst comprising a perfluoro acid anhydride, an...
US-9,653,171 Partial page memory operations
Apparatuses may include a memory block with strings of memory cells formed in a plurality of tiers. The apparatus may further comprise access lines and data...
US-9,653,143 Apparatuses including memory section control circuits with global drivers
Apparatuses, memory section control circuits, and methods of refreshing memory are disclosed. An example apparatus includes a plurality of memory sections and a...
US-9,647,167 Solid-state radiation transducer devices having flip-chip mounted solid-state radiation transducers and...
Solid-state radiation transducer (SSRT) devices and methods of manufacturing and using SSRT devices are disclosed herein. One embodiment of the SSRT device...
US-9,646,899 Interconnect assemblies with probed bond pads
An interconnect assembly includes a bond pad and an interconnect structure configured to electrically couple an electronic structure to the bond pad. The...
US-9,646,875 Methods of forming memory arrays
Some embodiments include methods of forming memory arrays. An assembly is formed which has an upper level over a lower level. The lower level includes...
US-9,646,869 Semiconductor devices including a diode structure over a conductive strap and methods of forming such...
Semiconductor devices including at least one diode over a conductive strap. The semiconductor device may include at least one conductive strap over an insulator...
US-9,646,702 Operating memory devices to apply a programming potential to a memory cell in a string coupled to a source and...
Methods of biasing in memory devices facilitate memory device programming operations. In at least one embodiment, a first string of memory cells comprising a...
US-9,646,689 Refresh architecture and algorithm for non-volatile memories
Methods and systems to refresh a nonvolatile memory device, such as a phase change memory. In an embodiment, as a function of system state, a memory device...
US-9,646,683 Memory apparatus, systems, and methods
Threshold voltages in a charge storage memory are controlled by threshold voltage placement, such as to provide more reliable operation and to reduce the...
US-9,646,662 Apparatuses, circuits, and methods for biasing signal lines
Apparatuses, circuits, and methods are disclosed for biasing signal lines in a memory array. In one such example the memory array includes a signal line coupled...
US-9,645,919 Memory systems and methods including training, data organizing, and/or shadowing
Described embodiments include memory systems that may shadow certain data stored in a first memory device (e.g. NAND flash device) onto a second memory device...
US-9,645,102 Material test structure
Material test structures having cantilever portions and methods of forming the same are described herein. As an example, a method of forming a material test...
US-9,642,294 Tape feeder and method for moving a carrier tape towards a picking position in a component mounting machine
A tape feeder, including a tape feeder body and a feeder wagon/linear guide, is used to direct component tape in a linear movement towards a component pick...
US-9,641,068 Voltage generator circuit
Embodiments are provided that include a circuit for generating voltage in a memory. One such circuit includes a charge pump circuit including a first...
US-9,640,271 Low-dropout regulator peak current control
A low-dropout regulator includes an error amplifier to provide a control signal, a first transistor, and a second transistor. The first transistor receives the...
US-9,640,227 System and method of command based and current limit controlled memory device power up
Devices and systems for powering up a memory device, for example, are disclosed. One such memory device includes power up circuitry configured to receive an...
US-9,639,420 High performance memory controller
A memory device includes a memory array that includes a buffer data. The memory device also includes a memory controller. The memory controller includes an...
US-9,633,988 Apparatuses and methods of communicating differential serial signals including charge injection
Apparatuses and methods are disclosed, including an apparatus that includes a differential driver with charge injection pre-emphasis. One such apparatus...
US-9,633,748 Multi-channel testing
Apparatus and methods can include an interface chip that can include a test channel to couple to a memory tester, a memory channel controller to couple with a...
US-9,627,251 Forming array contacts in semiconductor memories
Array contacts for semiconductor memories may be formed using a first set of parallel stripe masks and subsequently a second set of parallel stripe masks...
US-9,627,067 Erasable block segmentation for memory
Various embodiments comprise apparatuses such as those having a block of memory divided into sub-blocks that share a common data line. Each of the sub-blocks of...
US-9,627,052 Apparatuses and methods for current limitation in threshold switching memories
Apparatuses and methods are described herein for limiting current in threshold switching memories. In an example, an apparatus may include a plurality of first...
US-9,621,032 Generation of voltages
Voltage generation circuits are useful in the generation of internal voltages for use in integrated circuits. Voltage generation circuits may include a stage...
US-9,620,675 Solid state lighting devices with reduced crystal lattice dislocations and associated methods of manufacturing
Solid state lighting devices and associated methods of manufacturing are disclosed herein. In one embodiment, a solid state lighting device includes a substrate...
US-9,614,516 Devices for shielding a signal line over an active region
A multi-path transistor includes an active region including a channel region and an impurity region. A gate is dielectrically separated from the channel region....
US-9,614,497 Semiconductor device and method for adjusting impedance of output circuit
An impedance adjustment circuit includes a counter circuit outputting a count value thereof as a plurality of first impedance adjustment signals, a mode...
US-9,614,153 Methods of selectively doping chalcogenide materials and methods of forming semiconductor devices
Methods of selectively forming a metal-doped chalcogenide material comprise exposing a chalcogenide material to a transition metal solution, and incorporating...
US-9,614,151 Method and apparatus providing multi-planed array memory device
A three dimensional variable resistance memory array and method of forming the same. The memory array has memory cells in multiple planes in three dimensions....
US-9,614,007 Memory arrays
Some embodiments include a memory array having a first memory cell adjacent to a second memory cell along a lateral direction. The second memory cell is...
US-9,614,006 Semiconductor constructions, and methods of forming cross-point memory arrays
Some embodiments include vertical stacks of memory units, with individual memory units each having a memory element, a wordline, a bitline and at least one...
US-9,614,005 Methods, apparatuses, and circuits for programming a memory device
Subject matter described pertains to methods, apparatuses, and circuits for programming a memory device.
US-9,614,004 Diode/superionic conductor/polymer memory structure
A conjugated polymer layer with a built-in diode is formed by providing a first metal-chalcogenide layer over a bottom electrode. Subsequently, a second...
US-9,613,978 Methods of forming semiconductor constructions
Some embodiments include a transistor having a first electrically conductive gate portion along a first segment of a channel region and a second electrically...
US-9,613,973 Memory having a continuous channel
The present disclosure includes memory having a continuous channel, and methods of processing the same. A number of embodiments include forming a vertical stack...
US-9,613,943 Semiconductor device having output buffers and voltage path coupled to output buffers
An apparatus includes first and second data pads arranged adjacently to each other in a first direction without an intervention of a pad therebetween, first and...
US-9,613,902 Connections for memory electrode lines
Subject matter disclosed herein may relate to word line electrodes and/or digit line electrodes in a cross-point array memory device. One or more word line...
US-9,613,864 Low capacitance interconnect structures and associated systems and methods
Semiconductor device interconnect structures having low capacitance and associated systems and methods are disclosed herein. In one embodiment, a method of...
US-9,613,706 Programming and/or erasing a memory device in response to its program and/or erase history
A method includes sending a number of program/erase cycles from a memory of control logic of a memory device to a counter of the control logic, where the number...
US-9,613,695 Methods, devices and systems using over-reset state in a memory cell
Memory cells, devices and methods are disclosed, including those that involve applying a waveform to a resistive memory cell to program the memory cell to an...
US-9,613,676 Writing to cross-point non-volatile memory
Methods, systems, and devices for preventing disturb of untargeted memory cells during repeated access operations of target memory cells are described for a...
US-9,613,214 Self-measuring nonvolatile memory devices with remediation capabilities and associated systems and methods
Several embodiments of systems incorporating nonvolatile memory devices are disclosed herein. In one embodiment, a system can include a central processor (CPU)...
US-9,612,972 Apparatuses and methods for pre-fetching and write-back for a segmented cache memory
Apparatuses and methods for a cache memory are described. In an example method, a transaction history associated with a cache block is referenced, and requested...
US-9,612,954 Recovery for non-volatile memory after power loss
Non-volatile memory array can be recovered after a power loss. In one example, pages of a memory array are scanned to find a first free page after the power...
US-9,612,903 Updating reliability data with a variable node and check nodes
The present disclosure includes apparatuses and methods related to updating reliability data. A number of methods can include receiving, at a variable node,...
US-9,612,775 Solid state drive controller
A memory device may comprise circuitry to adjust between latency and throughput in transferring information through a memory port, wherein the circuitry may be...
US-9,612,750 Autonomous memory subsystem architecture
An autonomous sub-system receives a database downloaded from a host controller. A controller monitors bus traffic and/or allocated resources in the subsystem...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.