Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,948,300 Apparatuses and methods for partial bit de-emphasis
Apparatuses and methods for partial bit de-emphasis are provided. An example apparatus includes an output driver and control circuit. The output driver includes...
US-9,947,721 Thermal insulation for three-dimensional memory arrays
Methods, systems, and devices for a three-dimensional memory array are described. Memory cells may transform when exposed to elevated temperatures, including...
US-9,947,720 Three-dimensional memory apparatuses and methods of use
A three dimensional (3D) memory array may include a plurality of memory cells. An example 3D memory array may include an electrode plane and a memory material...
US-9,947,719 Memory including a selector switch on a variable resistance memory cell
Embodiments include but are not limited to apparatuses and systems including memory having a memory cell including a variable resistance memory layer, and a...
US-9,947,687 Memory cells comprising a programmable field effect transistor having a reversibly programmable gate insulator
A memory cell comprises an elevationally extending programmable field effect transistor comprising a gate insulator that is reversibly programmable into two...
US-9,947,666 Semiconductor device structures including buried digit lines and related methods
Methods of forming semiconductor device structures include forming trenches in an array region and in a buried digit line end region, forming a metal material...
US-9,947,418 Boosted channel programming of memory
Methods of operating a memory include generating a programming pulse for a programming operation having a plurality of steps prior to a program voltage level of...
US-9,947,376 Vertical bit vector shift in memory
Examples of the present disclosure provide apparatuses and methods for vertical bit vector shift in a memory. An example method comprises storing a vertical bit...
US-9,947,375 Methods and apparatuses for providing a program voltage responsive to a voltage determination
Apparatuses and methods for providing a program voltage responsive to a voltage determination are described. An example apparatus includes a memory array...
US-9,946,612 Data encoding using spare channels
Implementations of encoding techniques are disclosed. In one embodiment, an encoding system includes a codec device, a switching network, a rerouting circuit, a...
US-9,942,074 Wireless devices and systems including examples of mixing coefficient data specific to a processing mode selection
Examples described herein include systems and methods which include wireless devices and systems with examples of mixing input data with coefficient data...
US-9,941,870 Adjustable delay circuit for optimizing timing margin
The present invention relates to timing margin adjustment circuits using adjustable delay circuits. An example adjustable delay circuit may include a signal...
US-9,941,466 Magnetic tunnel junctions, methods used while forming magnetic tunnel junctions, and methods of forming...
A method used while forming a magnetic tunnel junction comprises forming non-magnetic tunnel insulator material over magnetic electrode material. The tunnel...
US-9,941,298 Methods of forming integrated structures comprising vertical channel material and having conductively-doped...
Some embodiments include an integrated structure having vertically-stacked conductive levels. Upper conductive levels are memory cell levels, and a lower...
US-9,941,238 Wiring with external terminal
Apparatuses for providing external terminals of a semiconductor device are described. An example apparatus includes: a connection wiring of a ring-shape having...
US-9,941,155 Methods for isolating portions of a loop of pitch-multiplied material and related structures
Different portions of a continuous loop of semiconductor material are electrically isolated from one another. In some embodiments, the end of the loop is...
US-9,941,053 Structure and methods of forming the structure
Capacitors, apparatus including a capacitor, and methods for forming a capacitor are provided. One such capacitor may include a first conductor a second...
US-9,941,022 Setting a default read signal based on error correction
A number of methods can include reading a page of data from a group of memory cells with a first discrete read signal and error correcting at least one codeword...
US-9,941,021 Plate defect mitigation techniques
Methods, systems, techniques, and devices for operating a ferroelectric memory cell or cells are described. Groups of cells may be operated in different ways...
US-9,940,990 Data shift apparatuses and methods
The present disclosure includes data shift apparatuses and methods. An example apparatus includes a memory device. The example memory device includes an array...
US-9,940,989 STT-MRAM cell structures
A magnetic cell structure including a nonmagnetic bridge, and methods of fabricating the structure are provided. The magnetic cell structure includes a free...
US-9,940,985 Comparison operations in memory
The present disclosure includes apparatuses and methods related to performing comparison operations in memory. An example apparatus can include a first group of...
US-9,940,981 Division operations in memory
Examples of the present disclosure provide apparatuses and methods related to performing division operations in memory. An example apparatus might include a...
US-9,940,193 Chunk definition for partial-page read
The present disclosure is related to chunk definition for partial-page read. A number of methods can include setting a chunk size for a partial-page read of a...
US-9,940,052 Memory device configuration commands
Apparatuses and methods for configuring a memory device using configuration commands are provided. A method can include executing a first command while the...
US-9,940,026 Multidimensional contiguous memory allocation
The present disclosure is related to multidimensional contiguous memory allocation. Multidimensional contiguous memory allocation can include receiving an...
US-9,938,571 Compositions and methods for dehydrated storage of on-board reagents in microfluidic devices
Manufacturing methods and compositions are described for production of self-contained microfluidic cartridge devices with on-board reagents for molecular...
US-9,935,632 Methods and systems for averaging impedance calibration
A semiconductor device includes a power management integrated circuit that supplies a periodic supply voltage signal. The semiconductor device also includes...
US-9,935,264 Memory cells and methods of fabrication
Memory cells are disclosed, which cells include a cell material and an ion-source material over the cell material. A discontinuous interfacial material is...
US-9,935,237 Solid state lighting devices with dielectric insulation and methods of manufacturing
Solid state lighting devices and associated methods of manufacturing are disclosed herein. In one embodiment, a solid state lighting device includes a first...
US-9,935,171 Vertical memory cell string with dielectric in a portion of the body
Some embodiments include a memory cell string having a body having a channel extending therein and in contact with a source/drain, a select gate adjacent to the...
US-9,935,154 Resistive memory cell structures and methods
Resistive memory cell structures and methods are described herein. One or more memory cell structures comprise a first resistive memory cell comprising a first...
US-9,935,120 Methods of fabricating integrated structures
Some embodiments include a memory array which has a stack of alternating first and second levels. Channel material pillars extend through the stack, and...
US-9,935,114 Methods of forming an array comprising pairs of vertically opposed capacitors and arrays comprising pairs of...
A method of forming an array comprising pairs of vertically opposed capacitors comprises forming a conductive lining in individual capacitor openings in support...
US-9,935,085 Semiconductor substrates with unitary vias and via terminals, and associated systems and methods
Semiconductor substrates with unitary vias and via terminals, and associated systems and methods are disclosed. A representative system in accordance with a...
US-9,935,082 Stacked semiconductor dies with selective capillary under fill
Stacked semiconductor dies are provided with selective capillary under fill to avoid wafer warpage during curing. In one embodiment, a method of manufacturing a...
US-9,934,870 Apparatuses and methods for memory testing and repair
Some embodiments include apparatuses and methods having a first interface to communicate with a processing unit, a second interface to communicate with a memory...
US-9,934,869 Apparatuses and methods for flexible fuse transmission
Apparatuses and methods for transmitting fuse data from fuse arrays to latches are described. An example apparatus includes: a plurality of fuse arrays, each...
US-9,934,856 Apparatuses and methods for comparing data patterns in memory
Apparatuses and methods related to comparing data patterns in memory. An example method can include comparing a number of data patterns stored in a memory array...
US-9,934,850 Accessing memory cells in parallel in a cross-point array
Methods and structures for accessing memory cells in parallel in a cross-point array include accessing in parallel a first memory cell disposed between a first...
US-9,934,839 Dynamic adjustment of memory cell digit line capacitance
Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state....
US-9,934,837 Ground reference scheme for a memory cell
Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ground reference scheme may be employed in a digit line...
US-9,934,832 Apparatuses and methods for detecting frequency ranges corresponding to signal delays of conductive VIAS
Apparatuses for monitoring a signal on a conductive via are described. An example apparatus includes: a controller, a first conductive via, a second conductive...
US-9,934,831 Apparatuses and methods for storing and writing multiple parameter codes for memory operating parameters
Apparatuses and methods for writing and storing parameter codes for operating parameters, and selecting between the parameter codes to set an operating...
US-9,934,086 Apparatuses and methods for selective determination of data error repair
Apparatuses and methods are described for selective determination of data error repair. An example apparatus includes a memory array and a controller coupled to...
US-9,933,972 Methods of accessing memory cells, methods of distributing memory requests, systems, and memory controllers
Methods of accessing memory cells, methods of distributing memory requests, systems, and memory controllers are described. In one such method, where memory...
US-9,930,264 Method and apparatus providing pixel array having automatic light control pixels and image capture pixels
A pixel array uses two sets of pixels to provide accurate exposure control. One set of pixels provide continuous output signals for automatic light control...
US-9,929,967 Packet deconstruction/reconstruction and link-control
The present disclosure includes methods, devices, and systems for packet processing. One method embodiment for packet flow control includes deconstructing a...
US-9,929,229 Process of manufacturing an open pattern inductor
Various embodiments includes a stacked open pattern inductor fabricated above a semiconductor substrate. The stacked open pattern inductor includes a plurality...
US-9,929,175 Stack of horizontally extending and vertically overlapping features, methods of forming circuitry components,...
A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The stack has a primary portion...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.