Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,618,528 Methods and apparatus for electromechanically and/or electrochemically-mechanically removing conductive...
Methods and apparatuses for electromechanically and/or electrochemically-mechanically removing conductive material from a microelectronic substrate. An apparatus...
US-7,617,355 Parity-scanning and refresh in dynamic memory devices
A method and apparatus that coordinates refresh and parity-scanning in DRAM-based devices such that parity-scan operations substitute for refresh operations when...
US-7,616,504 High speed array pipeline architecture
A memory device comprising a memory array having a plurality of memory cells, and a plurality of peripheral devices for reading data out of and writing data into...
US-7,616,489 Memory array segmentation and methods
The invention provides methods and apparatus. A memory array has a first well region having a first conductivity type. A plurality of second well regions of a...
US-7,616,482 Multi-state memory cell with asymmetric charge trapping
A multi-state NAND memory cell includes two drain/source areas in a substrate. An oxide-nitride-oxide structure is formed above the substrate between the...
US-7,616,474 Offset compensated sensing for magnetic random access memory
An offset compensated memory element voltage supply including a differential amplifier with a compensation circuit, and a transistor with a gate connected to the...
US-7,616,245 Active pixel sensor with a diagonal active area
An imaging device formed as a CMOS semiconductor integrated circuit having two adjacent pixels in a row connected to a common column line. By having adjacent...
US-7,616,242 Linear-logarithmic pixel sensors and gain control circuits therefor
A system and method are disclosed to enlarge the sub-threshold current coefficient ".alpha." of a reset transistor connected to a photodiode in an L-L (Linear...
US-7,616,133 Data bus inversion apparatus, systems, and methods
Apparatus, systems, and methods are disclosed such as those that operate to encode data bits transmitted on a plurality of channels according to at least one of...
US-7,615,871 Method and apparatus for attaching microelectronic substrates and support members
A microelectronic package and method for forming such packages. In one embodiment, the package can be formed by providing a support member having a first...
US-7,615,438 Lanthanide yttrium aluminum oxide dielectric films
Electronic apparatus and methods of forming the electronic apparatus include a lanthanide yttrium aluminum oxide dielectric film on a substrate for use in a...
US-7,615,164 Plasma etching methods and contact opening forming methods
The invention includes etching and contact opening forming methods. In one implementation, a plasma etching method includes providing a bottom powered plasma...
US-7,615,119 Apparatus for spin coating semiconductor substrates
An elevated containment structure in the shape of a wafer edge ring surrounding a surface of a semiconductor wafer is disclosed, as well as methods of forming...
US-7,614,149 Methods for assembling computers
Apparatuses and methods for preventing disengagement of electrical connectors in the assembly of computers. In one embodiment, a computer system includes a...
US-7,614,027 Methods for forming a MRAM with non-orthogonal wiring
The present subject matter allows non-orthogonal lines to be formed at the same thickness as the orthogonal lines so as to promote compact designs, to be formed...
US-7,613,928 Flash device security method utilizing a check register
A security method for preventing accidental or unauthorized writes to a flash memory. According to one embodiment of the present invention, a BIOS program stored...
US-7,613,070 Interleaved input signal path for multiplexed input
System and method for latching input signals from multiplexed signal lines. An input signal path includes a command path and an address path. In one embodiment,...
US-7,613,060 Methods, circuits, and systems to select memory regions
Embodiments for selecting regions of memory are described. For example, in one embodiment a memory device having an array of memory cells includes an array...
US-7,613,031 System, apparatus, and method to increase read and write stability of scaled SRAM memory cells
Circuits, systems, and methods are disclosed for SRAM memories. An SRAM includes memory cells wherein read stability and write stability can be modified by...
US-7,613,026 Apparatus and methods for optically-coupled memory systems
Optically-coupled memory systems are disclosed. In one embodiment, a system memory includes a carrier substrate, and a controller attached to the carrier...
US-7,613,025 Dram cell design with folded digitline architecture and angled active areas
The present invention is generally directed to a DRAM cell design with folded digitline sense amplifier. In one illustrative embodiment, a memory array having a...
US-7,613,024 Local digit line architecture and method for memory devices having multi-bit or low capacitance memory cells
A DRAM array includes for each column a pair of complimentary digit lines that are coupled to a sense amplifier. Each of the global digit lines is selectively...
US-7,612,816 Low power comparator
A comparator with an input stage that selectively powers up an output stage provides an electronic device with a comparator that operates at low power. In an...
US-7,612,620 System and method for conditioning differential clock signals and integrated circuit load board using same
A system and method of conditioning differential clock signals iteratively adjusts the duty cycles and phases of the clock signals. The duty cycles of the clock...
US-7,612,574 Systems and methods for defect testing of externally accessible integrated circuit interconnects
Apparatus and methods provide built-in testing enhancements in integrated circuits. These testing enhancements permit, for example, continuity testing to pads...
US-7,612,436 Packaged microelectronic devices with a lead frame
Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices are disclosed herein. In one embodiment, a packaged...
US-7,612,403 Low power non-volatile memory and gate stack
Non-volatile memory devices and arrays are described that facilitate the use of band-gap engineered gate stacks with asymmetric tunnel barriers in reverse and...
US-7,612,393 Active photosensitive structure with buried depletion layer
An imager pixel has a photosensitive JFET structure having a channel region located above a buried charge accumulation region. The channel region has a...
US-7,611,980 Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
Single spacer processes for multiplying pitch by a factor greater than two are provided. In one embodiment, n, where n.gtoreq.2, tiers of stacked mandrels are...
US-7,611,971 Method of removing residual contaminants from an environment
A method of reducing the amount of halogenated materials in a halogen-containing environment. The method comprises introducing an aluminum compound into the...
US-7,611,959 Zr-Sn-Ti-O films
A dielectric layer containing a Zr--Sn--Ti--O film and a method of fabricating such a dielectric layer produce a reliable dielectric layer having an equivalent...
US-7,611,944 Integrated circuit fabrication
A method for defining patterns in an integrated circuit comprises defining a plurality of features in a first photoresist layer using photolithography over a...
US-7,611,809 Multi-layer, attenuated phase-shifting mask
The present invention provides an attenuated phase shift mask ("APSM") that, in each embodiment, includes completely transmissive regions sized and shaped to...
US-7,610,525 Defective memory block identification in a memory device
During manufacture and testing of a memory device, a memory test is performed to determine which, if any, memory blocks are defective. A memory map of the...
US-7,610,524 Memory with test mode output
Methods of operating an apparatus allow a memory to generate a test mode signal to trigger a test, in response to the memory detecting a predetermined command...
US-7,610,503 Methods for generating a delayed clock signal
An apparatus and method for generating a delayed clock signal is provided. The clock signal generator includes a synchronizing circuit for generating an output...
US-7,610,502 Computer systems having apparatus for generating a delayed clock signal
An apparatus and method for generating a delayed clock signal is provided. The clock signal generator includes a synchronizing circuit for generating an output...
US-7,610,430 System and method for memory hub-based expansion bus
A system memory includes a memory hub controller, a memory module accessible by the memory hub controller, and an expansion module having a processor circuit...
US-7,609,583 Selective edge phase mixing
Electronic apparatus, systems, and methods to implement selective edge phase mixing are disclosed. A selective edge phase mixing system includes a processor and...
US-7,609,565 External clock tracking pipelined latch scheme
A flash memory including a first latch having at least one external input to receive at least one command, at least one memory address, and a plurality of data...
US-7,609,563 Simultaneous read circuit for multiple memory cells
A memory device including a simultaneous read circuit design for multiple memory cells on a single interconnect using a fast fourier transform analysis circuit....
US-7,609,560 Sensing of memory cells in a solid state memory device by fixed discharge of a bit line
In one or more of the disclosed embodiments, a memory device is provided that reads a target memory cell by first charging the series string of memory cells to...
US-7,609,559 Word line drivers having a low pass filter circuit in non-volatile memory device
A word line driver system that utilizes a voltage selection circuit to supply one of several voltages to an output node coupled to a plurality of word line...
US-7,609,557 Non-volatile memory cell read failure reduction
The present disclosure includes various method, device, and system embodiments for reducing non-volatile memory cell read failures. One such method embodiment...
US-7,609,554 High voltage switching circuit
A high voltage switching circuit that has a depletion mode NMOS transistor, an enhancement mode PMOS transistor and, an enhancement mode NMOS transistor. A...
US-7,609,549 Non-volatile multilevel memory cell programming
Embodiments of the present disclosure provide methods, devices, modules, and systems for programming an array of non-volatile multilevel memory cells to a number...
US-7,609,302 Correction of non-uniform sensitivity in an image array
An improved non-uniform sensitivity correction algorithm for use in an imager device (e.g., a CMOS APS). The algorithm provides zones having flexible boundaries...
US-7,608,927 Localized biasing for silicon on insulator structures
A silicon-on-insulator device has a localized biasing structure formed in the insulator layer of the SOI. The localized biasing structure includes a patterned...
US-7,608,904 Semiconductor device components with conductive vias and systems including the components
A semiconductor device component includes at least one conductive via. The at least one conductive via may include a seed layer for facilitating adhesion of a...
US-7,608,876 Merged MOS-bipolar capacitor memory cell
A high density vertical merged MOS-bipolar-capacitor gain cell is realized for DRAM operation. The gain cell includes a vertical MOS transistor having a source...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.