Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,538,389 Capacitorless DRAM on bulk silicon
A method of forming capacitorless DRAM over localized silicon-on-insulator comprises the following steps: A silicon substrate is provided, and an array of...
US-7,538,372 Twin p-well CMOS imager
A CMOS imager which includes a substrate voltage pump to bias a doped area of a substrate to prevent leakage into the substrate from the transistors formed in...
US-7,538,036 Methods of forming openings, and methods of forming container capacitors
A patterned mask can be formed as follows. A first patterned photoresist is formed over a masking layer and utilized during a first etch into the masking layer....
US-7,538,028 Barrier layer, IC via, and IC line forming methods
A barrier layer forming method includes providing a porous dielectric layer over a substrate, the dielectric layer having a surface with exposed pores, and...
US-7,538,001 Transistor gate forming methods and integrated circuits
A transistor gate forming method includes forming a first and a second transistor gate. Each of the two gates includes a lower metal layer and an upper metal...
US-7,537,994 Methods of forming semiconductor devices, assemblies and constructions
Embodiments disclosed herein include methods in which a pair of openings are formed into semiconductor material, with the openings being spaced from one another...
US-7,537,966 Method for fabricating board on chip (BOC) semiconductor package with circuit side polymer layer
A method for fabricating a BOC package includes the steps of providing a semiconductor die having planarized bumps encapsulated in a polymer layer, and providing...
US-7,537,804 ALD methods in which two or more different precursors are utilized with one or more reactants to form materials...
In some embodiments, the invention may include utilization of at least one iteration of an ALD pulse sequence that has the pulse subsets M.sub.2-M.sub.1-R- and...
US-7,537,511 Embedded fiber acoustic sensor for CMP process endpoint
Devices, systems and methods for monitoring characteristics of semiconductor substrates and workpieces during planarization and for endpointing planarization...
US-7,536,618 Wide frequency range signal generator and method, and integrated circuit test system using same
A signal generator produces an output clock signal by coupling an input clock signal through a plurality of divider circuits each of which is formed by a...
US-7,535,759 Memory system with user configurable density/performance option
The memory system has one or more memory dies coupled to a processor or other system controller. Each die has a separate memory array organized into multiple...
US-7,535,695 DRAM cells and electronic systems
The invention includes capacitor constructions which have a layer of aluminum oxide between a high-k dielectric material and a layer containing titanium and...
US-7,535,623 SLM addressing methods and apparatuses
A spatial light modulator may include a plurality of deflectable modulating elements. Each of the deflectable modulating elements may further include a support...
US-7,535,282 Dynamic well bias controlled by Vt detector
The p- well back bias for NCH transistors in a DRAM sense amplifier circuit is dynamically adjusted. Preferably, during sensing, the p- well back bias for the...
US-7,535,281 Reduced time constant charge pump and method for charging a capacitive load
A charge pump and method converts an input voltage to a boosted voltage having a magnitude or polarity that is different from that of the input voltage. The...
US-7,535,250 Output impedance calibration circuit with multiple output driver models
A method and circuitry for calibration of the output impedance of output driver circuits in an integrated circuit is disclosed. The output drivers within an area...
US-7,535,112 Semiconductor constructions comprising multi-level patterns of radiation-imageable material
The invention includes a semiconductor construction having a wire bonding region associated with a metal-containing layer, and having radiation-imageable...
US-7,535,103 Structures and methods to enhance copper metallization
Disclosed structures and methods inhibit atomic migration and related capacitive-resistive effects between a metallization layer and an insulator layer in a...
US-7,535,054 Trench corner effect bidirectional flash memory cell
A non-volatile memory cell structure that is capable of holding two data bits. The structure includes a trench in a substrate with two sides of the trench being...
US-7,535,048 NROM memory cell, memory array, related devices and methods
An array of memory cells configured to store at least one bit per one F.sup.2 includes substantially vertical structures providing an electronic memory function...
US-7,535,047 Semiconductor device containing an ultra thin dielectric film or dielectric layer
An ultra thin dielectric film or dielectric layer on a semiconductor device is disclosed. In one embodiment, an oxide layer is formed over a substrate. A...
US-7,534,982 Reduced imager crosstalk and pixel noise using extended buried contacts
Methods and structures to reduce the occurrence of crosstalk and pixel noise in solid state imager arrays. In an exemplary embodiment, a section of a layer...
US-7,534,694 Methods of forming a plurality of capacitors
The invention includes methods of forming a plurality of capacitors. In one implementation, a plurality of capacitor electrode openings is formed over a...
US-7,534,681 Memory device fabrication
The invention provides methods of fabricating memory devices. One embodiment forms a bulk insulation layer overlying a plurality of source/drain regions formed...
US-7,534,660 Methods for assembly and packaging of flip chip configured dice with interposer
A method for assembly and packaging of one or more flip chip-configured semiconductor dice with an interposer substrate to form a flip chip-type semiconductor...
US-7,533,665 Dicing saw blade positioning apparatus and methods independent of blade thickness via constrained biasing elements
An apparatus for positioning dicing saw blades at a fixed axial distance from one another independent of the thicknesses of the saw blades, where the saw blade...
US-7,533,350 Multiple operating system quick boot utility
A computerized user interface for assisting a computer user selects a default operating system for a computer. The computerized interface operates during a...
US-7,533,213 Memory hub and method for memory system performance monitoring
A memory module includes a memory hub coupled to several memory devices. The memory hub includes at least one performance counter that tracks one or more system...
US-7,532,532 System and method for hidden-refresh rate modification
A system and method for modifying a hidden-refresh rate for dynamic memory cells includes monitoring a control signal from a processor and performing a...
US-7,532,524 Bitline exclusion in verification operation
Methods and apparatuses for disabling a bad bitline for verification operations, and for determining whether a programming operation have failed, include setting...
US-7,532,517 Non-volatile one time programmable memory
A verify operation is performed on the one time programmable memory block to determine if it has been programmed. If any bits have been programmed, further...
US-7,532,053 Phase interpolation apparatus, systems, and methods
A phase interpolator circuit may comprise a multiplexer circuit (MUX) to receive a plurality of clock signals at MUX inputs and to output a first clock signal...
US-7,532,020 Probe assembly
A probe assembly having a plurality of probes, each of which is secured to an anchor portion on a probe base plate, extends in a direction apart from the anchor...
US-7,531,906 Flip chip packaging using recessed interposer terminals
A method and apparatus for packaging a semiconductor die with an interposer substrate. A semiconductor device assembly includes a conductively bumped...
US-7,531,869 Lanthanum aluminum oxynitride dielectric films
Electronic apparatus and methods of forming the electronic apparatus include a lanthanum aluminum oxynitride film on a substrate for use in a variety of...
US-7,531,453 Microelectronic devices and methods for forming interconnects in microelectronic devices
Microelectronic devices, methods for packaging microelectronic devices, and methods for forming interconnects in microelectronic devices are disclosed herein. In...
US-7,531,443 Method and system for fabricating semiconductor components with through interconnects and back side...
A method for fabricating semiconductor components includes the step of providing a semiconductor substrate having a circuit side, a back side, a plurality of...
US-7,531,421 Semiconductor capacitor structure and method to form same
A semiconductor capacitor structure comprising sidewalls of conductive hemispherical grained material, a base of metal silicide material, and a metal nitride...
US-7,531,395 Methods of forming a layer comprising epitaxial silicon, and methods of forming field effect transistors
Methods of forming layers comprising epitaxial silicon, and methods of forming field effect transistors are disclosed. A method of forming a layer comprising...
US-7,531,379 Method of forming CMOS imager with capacitor structures
A charge storage capacitor which is connected to various light sensitive and/or electrical elements of a CMOS imager, as well as methods of formation, are...
US-7,531,373 Methods of forming a conductive interconnect in a pixel of an imager and in other integrated circuitry
A method of forming conductive interconnects includes forming a node of a circuit component on a substrate. A conductive metal line is formed at a first metal...
US-7,530,877 Semiconductor processor systems, a system configured to provide a semiconductor workpiece process fluid
Semiconductor processor systems, systems configured to provide a semiconductor workpiece process fluid, semiconductor workpiece processing methods, methods of...
US-7,529,969 Memory device internal parameter reliability
Embodiments herein may store redundant copies of an operational parameter associated with an internal operation of a memory device. The redundant copies and...
US-7,529,951 Memory subsystem voltage control and method that reprograms a preferred operating voltage
A method and apparatus for providing a preferred operating voltage to a memory device as specified by a stored configuration parameter. The apparatus includes a...
US-7,529,896 Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link...
A memory module includes a memory hub coupled to several memory devices. The memory hub includes a posted write buffer that stores write requests so that...
US-7,529,882 Dynamic volume management for flash memories
A method for managing a range of memory in a flash memory space in which a plurality of data objects are stored. A volume defined for the range of memory has a...
US-7,529,460 Zinc oxide optical waveguides
The present disclosure includes methods, devices, and systems having zinc oxide waveguides for optical signal interconnections. One optical signal interconnect...
US-7,529,318 Circuit and method for reducing noise interference in digital differential input receivers
A circuit and method reduces noise signals coupled to a reference voltage used by a digital differential input receiver having an input that is coupled to an...
US-7,529,273 Method and system for synchronizing communications links in a hub-based memory system
A method is disclosed for synchronizing communications links in a memory hub system. The system includes a system controller and a plurality of memory hubs...
US-7,529,129 Single level cell programming in a multiple level cell non-volatile memory device
A multiple level cell memory array has an area that can be programmed as single level cells. The cells to be programmed are initially programmed with the desire...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.