Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,366,051 Word line driver circuitry and methods for using the same
Word line driver circuitry for selectively charging and discharging one or more word lines is provided. The driver circuitry uses a dual transistor topology,...
US-7,366,045 Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory
A resistive memory device requires a power supply having a reduced number of voltage taps and reduced power consumption. In accordance with one exemplary...
US-7,366,041 Input buffer for low voltage operation
An input buffer having differential amplifiers for receiving input signals to generate an output signal. The input buffer operates with a relatively low supply...
US-7,366,030 Simultaneous read circuit for multiple memory cells
A memory device including a simultaneous read circuit design for multiple memory cells on a single interconnect using a fast fourier transform analysis circuit....
US-7,366,027 Method and apparatus for erasing memory
The present invention provides a method and apparatus for erasing memory blocks. The apparatus includes a first plurality of memory cells formed in a substrate...
US-7,366,021 Method and apparatus for sensing flash memory using delta sigma modulation
A simple method and device for accurately measuring flash memory cell current. The sensing scheme comprises an integrator, an analog to digital converter, and a...
US-7,366,017 Method for modifying data more than once in a multi-level cell memory location within a memory array
A method and apparatus for programming one or more bits in an upper page twice depending on the value in a corresponding bit in a corresponding lower page in a...
US-7,366,013 Single level cell programming in a multiple level cell non-volatile memory device
A multiple level cell memory array has an area that can be programmed as single level cells. The cells to be programmed are initially programmed with the desire...
US-7,366,003 Method of operating a complementary bit resistance memory sensor and method of operation
A method and apparatus are disclosed for sensing the resistance state of a resistance-based memory element using complementary resistance-based elements, one...
US-7,365,901 Pattern generator
The present invention relates to an apparatus for creating a pattern on a workpiece sensitive to radiation, such as a photomask a display panel or a microoptical...
US-7,365,829 Method and apparatus for image formation
The present invention relates to a method for adjusting a pattern to be imaged onto a workpiece. The pattern representing an image is divided in a plurality of...
US-7,365,784 Column sample-and-hold cell for CMOS APS sensor
A sample and hold readout circuit and method of operation which minimizes fixed pattern noise during a read out operation. The circuit improves the consistency...
US-7,365,773 CMOS APS with stacked avalanche multiplication layer and low voltage readout electronics
An image sensor includes a pixel having a protection circuit connected to a charge multiplying photoconversion layer. The protection circuit prevents the pixel...
US-7,365,597 Switched capacitor amplifier with higher gain and improved closed-loop gain accuracy
A switched capacitor CMOS amplifier uses a first stage non-inverting CMOS amplifier driving a second stage inverting CMOS amplifier. The first stage amplifier is...
US-7,365,570 Pseudo-differential output driver with high immunity to noise and jitter
Circuits and methods are provided for transmitting a pseudo-differential output signal with relatively high immunity to noise and jitter. The output driver of...
US-7,365,558 In-tray burn-in board, device and test assembly for testing integrated circuit devices in situ on processing trays
A burn-in board for burn-in and electrical testing of a plurality of integrated circuit devices that is disposed in one or more processing trays may include a...
US-7,365,424 Microelectronic component assemblies with recessed wire bonds and methods of making same
The present disclosure suggests various microelectronic component assembly designs and methods for manufacturing microelectronic component assemblies. In one...
US-7,365,420 Semiconductor packages and methods for making and using same
A semiconductor package is provided which includes a substrate having a plurality of semiconductor dice mounted thereon. The substrate is divided into segments...
US-7,365,411 Resistance variable memory with temperature tolerant materials
A PCRAM memory device having a chalcogenide glass layer, preferably comprising antimony selenide having a stoichiometric formula of about Sb.sub.2Se.sub.3, and a...
US-7,365,409 Two-transistor pixel with buried reset channel and method of formation
A two-transistor pixel of an imager has a reset region formed adjacent a charge collection region of a photodiode and in electrical communication with a gate of...
US-7,365,388 Embedded trap direct tunnel non-volatile memory
The cell comprises a substrate having a drain region and a source region. An oxynitride layer is formed over the substrate. An embedded trap layer is formed over...
US-7,365,385 DRAM layout with vertical FETs and method of formation
DRAM cell arrays having a cell area of less than about 4F.sup.2 comprise an array of vertical transistors with buried bit lines and vertical double gate...
US-7,365,384 Trench buried bit line memory devices and methods thereof
A memory device includes isolation trenches that are formed generally parallel to and along associated strips of active area. A conductive bit line is recessed...
US-7,365,305 Layered lens structures and methods of production in which radius of curvature of the upper lens can be varied
A microlens structure includes lower lens layers on a substrate. A sputtered layer of glass, such as silicon oxide, is applied over the lower lens layers at an...
US-7,365,028 Methods of forming metal oxide and semimetal oxide
The invention includes methods of forming metal oxide and/or semimetal oxide. The invention can include formation of at least one metal-and-halogen-containing...
US-7,365,027 ALD of amorphous lanthanide doped TiO.sub.x films
The use of atomic layer deposition (ALD) to form an amorphous dielectric layer of titanium oxide (TiO.sub.x) doped with lanthanide elements, such as samarium,...
US-7,364,997 Methods of forming integrated circuitry and methods of forming local interconnects
In one implementation, field oxide is grown within bulk semiconductive material in a first circuitry area and not over immediately adjacent bulk semiconductive...
US-7,364,985 Method for creating electrical pathways for semiconductor device structures using laser machining processes
A method for creating electrical pathways for semiconductor device structures using laser machining processes is provided. The method of the present invention...
US-7,364,981 Methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating memory...
The invention includes methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating integrated circuitry including...
US-7,364,966 Method for forming a buried digit line with self aligning spacing layer and contact plugs during the formation...
A method for use during fabrication of a semiconductor device comprises the formation of buried digit lines and contacts. During formation, a buried bit line...
US-7,364,934 Microelectronic imaging units and methods of manufacturing microelectronic imaging units
Methods for manufacturing microelectronic imaging units and microelectronic imaging units that are formed using such methods are disclosed herein. In one...
US-7,364,644 Silver selenide film stoichiometry and morphology control in sputter deposition
A method of sputter depositing silver selenide and controlling the stoichiometry and nodular defect formations of a sputter deposited silver-selenide film. The...
US-7,363,694 Method of testing using compliant contact structures, contactor cards and test system
A compliant contact structure and contactor card for operably coupling with a semiconductor device to be tested includes a substantially planar substrate with a...
US-7,363,452 Pipelined burst memory access
A memory device for multichannel continuous or fixed burst mode operation includes multiple burst address counter circuits and associated control logic to...
US-7,363,419 Method and system for terminating write commands in a hub-based memory system
A memory hub receives downstream memory commands and processes each received downstream memory command to determine whether the memory command includes a write...
US-7,362,641 Method and system for low power refresh of dynamic random access memories
A method and system for operating a DRAM device in either a high power, full density mode or a low power, half density mode. In the full density mode, each data...
US-7,362,637 Current switching sensor detector
A sensor for a switching circuit detects the logical state of the switching circuit by monitoring the current flow through the switching circuit. The current...
US-7,362,634 Built-in system and method for testing integrated circuit timing parameters
A built-in self-test system for a dynamic random access memory device using a data output register of the memory device to apply test signals to data bus...
US-7,362,627 Method and apparatus for synchronizing data from memory arrays
According to one embodiment, a combination is comprised of a plurality of sense amps, each having an input for receiving a clock signal. A data bus is for...
US-7,362,619 Data strobe synchronization circuit and method for double data rate, multi-bit writes
A data strobe synchronization circuit includes first and second logic circuits receiving global data strobe pulses and respective enable signal. A control...
US-7,362,611 Non-volatile memory copy back
Data move operations in a memory device are described that enable identification of data errors. During a write operation, identified errors are flagged and used...
US-7,362,113 Universal wafer carrier for wafer level die burn-in
A reusable burn-in/test fixture for testing unsingulated dice on a semiconductor wafer consists of two halves. The first half of the test fixture is a wafer...
US-7,362,111 Device for evaluating at least one electrical conducting structure of an electronic component
An apparatus and method for evaluating the integrity of each contact pin of an electronic component having multiple contact pins. In one embodiment, the...
US-7,361,928 Doped aluminum oxide dielectrics
Doped aluminum oxide layers having a porous aluminum oxide layer and methods of their fabrication. The porous aluminum oxide layer may be formed by evaporation...
US-7,361,862 Laser marking system for dice carried in trays and method of operation
A laser marking system for IC packages including a tray input shuttle assembly and a tray transport borne by a transport actuator for moving a tray carrier...
US-7,361,614 Method of depositing a silicon dioxide comprising layer in the fabrication of integrated circuitry
This invention includes methods of depositing a silicon dioxide comprising layer in the fabrication of integrated circuitry, and to methods of forming trench...
US-7,361,596 Semiconductor processing methods
The invention includes methods of forming titanium-containing materials, such as, for example, titanium silicide. The invention can use alternating cycles of...
US-7,361,569 Methods for increasing photo-alignment margins
Methods and structures are provided for increasing alignment margins when contacting pitch multiplied interconnect lines with other conductive features in memory...
US-7,361,559 Manufacturing method for a MOS transistor comprising layered relaxed and strained SiGe layers as a channel region
The invention includes non-volatile memory and logic devices associated with crystalline Si/Ge. The devices can include TFT constructions. The non-volatile...
US-7,361,234 Photolithographic stepper and/or scanner machines including cleaning devices and methods of cleaning...
Stepper and/or scanner machines including cleaning devices and methods for cleaning stepper and/or scanner machines are disclosed herein. In one embodiment, a...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.