Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,329,576 Double-sided container capacitors using a sacrificial layer
Double-sided container capacitors are formed using sacrificial layers. A sacrificial layer is formed within a recess in a structural layer. A lower electrode is...
US-7,329,573 Methods of forming capacitors
A method of forming a capacitor includes forming a first capacitor electrode over a semiconductor substrate. A capacitor dielectric region is formed onto the...
US-7,329,558 Differential negative resistance memory
The invention relates to a DNR (differential negative resistance) exhibiting device that can be programmed to store information as readable current amplitudes...
US-7,329,552 Field effect transistor fabrication methods, field emission device fabrication methods, and field emission...
The present invention includes field effect transistors, field emission apparatuses, thin film transistors, and methods of forming field effect transistors....
US-7,329,292 Process byproduct trap and system including same
A trap device including at least one substance delivery element for introducing a substance therein is disclosed. The delivered substance may influence the...
US-7,329,168 Extended Kalman filter incorporating offline metrology
An algorithm uses offline metrology to control a process by passing information from an outer control loop to an inner control loop, extended Kalman filter...
US-7,328,517 Method and apparatus for measurement of thickness and warpage of substrates
An apparatus comprises one or more pairs of mutually coaxial and opposing linear measuring devices including movable, biased fingers for simultaneously...
US-RE40,061 Multi-chip stacked devices
A multiple stacked die device is disclosed that contains up to four dies and does not exceed the height of current single die packages. Close-tolerance stacking...
US-7,328,425 Method and device for correcting SLM stamp image imperfections
The invention relates to production and precision patterning of work pieces, including manufacture of photomask for photolithography and direct writing on other...
US-7,328,381 Testing system and method for memory modules having a memory hub architecture
A testing method and system is used to test memory modules each of which has a memory hub coupled to a plurality of memory devices. The testing system and method...
US-7,328,379 Look-up table for use with redundant memory
A redundancy scheme for a memory is disclosed that is programmable both before and after the memory device is packaged and/or installed in a system. This is...
US-7,327,629 Circuit and method for reading an antifuse
An antifuse circuit and antifuse reading method for determining whether an antifuse is programmed or un-programmed. An antifuse circuit includes a sensing...
US-7,327,628 Circuit and method for reading an antifuse
An antifuse circuit and antifuse reading method for determining whether an antifuse is programmed or un-programmed. An antifuse circuit includes a sensing...
US-7,327,618 Semiconductor memory with wordline timing
A semiconductor memory with wordline timing, which links activating a wordline to an isolation signal. The isolation signal is applied to a memory section...
US-7,327,592 Self-identifying stacked die semiconductor components
A semiconductor die having a functional circuit (e.g., a memory array) and a decode circuit suitable for use in a stacked die semiconductor component (e.g., a...
US-7,327,393 CMOS image sensor with variable conversion gain
An image sensor pixel has variable conversion gain to prevent overexposure of the pixel without reducing the exposure period. Under dim lighting conditions, the...
US-7,327,263 Communications system and method with A/D converter
A communications system includes a radio frequency identification device including an integrated circuit having a single die including a microprocessor, a...
US-7,327,173 Delay-locked loop having a pre-shift phase detector
A clock generator for generating an output clock signal synchronized with an input clock signal having first and second adjustable delay lines. The first...
US-7,327,034 Compositions for planarization of metal-containing surfaces using halogens and halide salts
A planarization method includes providing a metal-containing surface (preferably, a Group VIII metal-containing surface, and more preferably a ...
US-7,327,016 High permeability composite films to reduce noise in high speed interconnects
An electronic system is provided with a structure for improved transmission line operation on integrated circuits. The structure for transmission line operation...
US-7,326,984 MIS capacitor and method of formation
An MIS capacitor with low leakage and high capacitance is disclosed. A layer of hemispherical grained polysilicon (HSG) is formed as a lower electrode. Prior to...
US-7,326,980 Devices with HfSiON dielectric films which are Hf-O rich
A dielectric film containing atomic layer deposited HfSiON and a method of fabricating such a dielectric film produce a reliable dielectric layer having an...
US-7,326,960 Semiconductor circuit constructions
The invention includes a method of forming semiconductor circuitry wherein a first semiconductor structure comprising a first monocrystalline semiconductor...
US-7,326,950 Memory device with switching glass layer
A memory device, such as a PCRAM, including a chalcogenide glass backbone material with germanium telluride glass and methods of forming such a memory device.
US-7,326,904 In-pixel kTC noise suppression using circuit techniques
A circuit and method for reducing kTC noise in CMOS imagers while minimizing power dissipation is disclosed. Correlated double sampling (CDS) is performed within...
US-7,326,647 Dry etching process to form a conductive layer within an opening without use of a mask during the formation of...
A method for use in fabrication of a semiconductor device comprises forming a conformal conductive layer over a planarized surface of a dielectric layer, and...
US-7,326,611 DRAM arrays, vertical transistor structures and methods of forming transistor structures and DRAM arrays
The invention includes a method of forming a semiconductor construction. Dopant is implanted into the upper surface of a monocrystalline silicon substrate. The...
US-7,326,607 Imager floating diffusion region and process for forming same
The present invention provides an imager device with a floating diffusion region resistant to charge leakage. The floating diffusion region is formed having a...
US-7,326,606 Semiconductor processing methods
In one aspect, the invention provides a method of forming a contact opening to a conductive line. In one preferred implementation, a contact opening is formed to...
US-7,326,597 Gettering using voids formed by surface transformation
One aspect of this disclosure relates to a method for creating a gettering site in a semiconductor wafer. In various embodiments, a predetermined arrangement of...
US-7,326,591 Interconnecting substrates for microelectronic dies, methods for forming vias in such substrates, and methods...
Substrates for mounting microelectronic dies, methods for forming vias in such substrates, and methods for packaging microelectronic devices are disclosed...
US-7,326,503 Process for color filter array residual pigment removal
A method of fabricating a color filter array including the removal of unwanted residual color pigments. A substrate is coated with a colored photoresist layer....
US-7,326,316 Electrical interconnect using locally conductive adhesive
An anisotropic electrically conducting interconnect is disclosed in which an adhesive comprising particles having a breakable coating of at feast one...
US-7,326,105 Retaining rings, and associated planarizing apparatuses, and related methods for planarizing micro-device...
Retaining rings and associated planarizing apparatuses, and related methods for planarizing micro-device workpieces are disclosed herein. A carrier head...
US-7,326,066 Adapter for non-permanently connecting integrated circuit devices to multi-chip modules and method of using same
An adapter and method for aligning and connecting the external leads of at least one integrated circuit device to conductors on a substrate of a multi-chip...
US-7,325,089 Controller for refreshing memories
A memory utilizes a data refresh algorithm to preserve data integrity over disturbances caused by memory programming or erase operations. The memory device...
US-7,324,690 Metal mask for light intensity determination and ADC calibration
An apparatus and method for controlling gain characteristics in a CMOS imager and for calibrating light intensity and analog to digital conversion in a pixel...
US-7,324,401 Memory device and method having programmable address configurations
A memory device includes a configurable address register having a first set of input buffers coupled to a first set on address bus terminals and a second set of...
US-7,324,400 Programming and evaluating through PMOS injection
A PMOS transistor includes a gate, drain, and source in a substrate and is isolated from adjacent transistors in the substrate by shallow trench isolation. The...
US-7,324,383 Selective slow programming convergence in a flash memory device
A plurality of memory cells are programmed with incrementally increased programming pulses applied to word lines to which the memory cells are coupled. After...
US-7,324,381 Low power multiple bit sense amplifier
A sense amplifier for multiple level flash memory cells is comprised of a voltage ramp generator that generates a ramp voltage signal. Reference sense amplifiers...
US-7,324,367 Memory cell and method for forming the same
A semiconductor memory cell structure having 4 F.sup.2 dimensions and method for forming the same. The memory cell is formed on a surface of a substrate and...
US-7,324,290 Variable focus optic module and optic system
A variable focus optic module is provided with a housing, a lens assembly, and a protrusion and recess system. The lens assembly is movably disposed in operable...
US-7,323,896 Device and method for isolating a short-circuited integrated circuit (IC) from other ICs on a semiconductor wafer
A circuit for isolating a short-circuited integrated circuit (IC) formed on the surface of a semiconductor wafer from other ICs formed on the wafer that are...
US-7,323,772 Ball grid array structures and tape-based method of manufacturing same
Semiconductor device packages formed in accordance with methods of packaging semiconductor dice in grid array-type semiconductor device packages using...
US-7,323,767 Standoffs for centralizing internals in packaging process
A semiconductor device, semiconductor die package, mold tooling, and methods of fabricating the device and packages are provided. In one embodiment, the...
US-7,323,756 Method of composite gate formation
Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes...
US-7,323,755 Method of composite gate formation
Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes...
US-7,323,739 Semiconductor device having recess and planarized layers
A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a...
US-7,323,738 MIS capacitor and method of formation
An MIS capacitor with low leakage and high capacitance is disclosed. A layer of hemispherical grained polysilicon (HSG) is formed as a lower electrode. Prior to...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.