At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Nonvolatile memory internal signature generation
A nonvolatile memory device generates a signature using a private key and contents within the memory device. The signature is stored in a secure area within the...
Apparatuses and methods including error correction code organization
Some embodiments include apparatuses and methods having first memory cells, a first access line configured to access the first memory cells, second memory...
Error detection for multi-bit memory
Systems, methods, and devices are disclosed, including a device that includes a plurality of data locations, a quantizing circuit coupled to the plurality of...
Apparatus and methods of programming memory cells using adjustable charge
Apparatus and methods are disclosed, including a method of programming involving determining an error rate for the memory cells, and programming the memory...
Validating persistent memory content for processor main memory
Subject matter disclosed herein relates to validating memory content in persistent main memory of a processor.
Apparatus and methods for delay line testing
This disclosure relates to delay line test circuits and methods. In one aspect, an integrated circuit (IC) can include a plurality of delay lines, a selection...
Mobile electronic emergency responder
Secure shared key sharing systems and methods
Systems and methods used to securely communicate a shared key to devices. One embodiment describes a method to securely communicate a shared key to a first...
Apparatuses and methods for compensating for power supply sensitivities of
a circuit in a clock path
Apparatuses and methods for compensating for differing power supply sensitivities of a circuit in a clock path. One such method includes altering signal timing...
Level shifters, memory systems, and level shifting methods
Level shifters, memory systems, and level shifting methods are described. According to one arrangement, a level shifter includes an input configured to receive...
Input buffer apparatuses and methods
Apparatuses and methods are disclosed, including an apparatus with a first differential amplifier to amplify an input signal into a first output signal, a...
Switching device structures and methods
Switching device structures and methods are described herein. A switching device can include a vertical stack comprising a material formed between a first and a...
Spin transfer torque memory cells
Spin transfer torque memory cells and methods of forming the same are described herein. As an example, spin transfer torque memory cells may include an...
Wavelength converters, including polarization-enhanced carrier capture
converters, for solid state lighting...
Wavelength converters, including polarization-enhanced carrier capture converters, for solid state lighting devices, and associated systems and methods are...
Engineered substrates having epitaxial formation structures with enhanced
shear strength and associated systems...
Engineered substrates having epitaxial formation structures with enhanced shear strength and associated systems and methods are disclosed herein. In several...
Devices with cavity-defined gates and methods of making the same
Disclosed are methods, systems and devices, including a method that includes the acts of forming a semiconductor fin, forming a sacrificial material adjacent...
Techniques for providing a semiconductor memory device
Techniques for providing a semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus...
Integrated circuit substrates comprising through-substrate vias and
methods of forming through-substrate vias
A method of forming a through-substrate via includes forming a through-substrate via opening at least partially through a substrate from one of opposing sides...
Methods of forming patterns on substrates
Methods of forming a pattern on a substrate include forming carbon-comprising material over a base material, and spaced first features over the...
Methods of fabricating features associated with semiconductor substrates
Some embodiments include a method in which a mixture of polynucleotide structures comprises a set of surface shapes. Surface shapes of some polynucleotide...
Methods of forming line patterns in substrates
A method including forming a line pattern in a substrate includes using a plurality of longitudinally spaced projecting features formed along respective guide...
DRAM-based anti-fuse cells
Apparatuses and methods for programming and reading from anti-fuse cells are disclosed herein. For example, a semiconductor device may include a plurality of...
In an embodiment, a short-checking method includes charging a data line to an initial voltage while activating a memory cell coupled to the data line, allowing...
Memory program disturb reduction
Some embodiments include a memory device and a method of programming memory cells of the memory device. One such method can include applying, during a first...
Apparatuses and methods for sensing using an integration component
The present disclosure includes apparatuses and methods for sensing a resistance variable memory cell. A number of embodiments include circuitry to provide a...
Host controlled enablement of automatic background operations in a memory
A host that is coupled to a memory device is configured to read a status register of the memory device to determine if the memory device supports host...
Apparatuses, integrated circuits, and methods for synchronizing data
signals with a command signal
Apparatuses, integrated circuits, and methods are disclosed for synchronizing data signals with a command signal. In one such example apparatus, an input...
Method of forming a hermetically sealed fiber to chip connection
Disclosed are methods of providing a hermetically sealed optical connection between an optical fiber and an optical element of a chip and a photonic-integrated...
Probe card and method for manufacturing the same
A method for manufacturing a probe card is provided wherein probes are held in a holding plate such that the respective probes correspond to through holes with...
Multi-junction solid state transducer devices for direct AC power and
associated systems and methods
Multi-junction solid-state transducer (SST) devices and associated systems and methods are disclosed herein. In several embodiments, for example, an SST system...
Semiconductor device including a clock adjustment circuit
Disclosed herein is a semiconductor device that includes a first circuit comprising a plurality of first logic elements coupled in cascade and configured, in...
Memory cells and methods of forming memory cells
A method of forming a memory cell includes forming an outer electrode material elevationally over and directly against a programmable material. The programmable...
Filamentary memory devices and methods
Apparatus, devices, systems, and methods are described that include filamentary memory cells. Mechanisms to substantially remove the filaments in the devices...
Solid state optoelectronic device with preformed metal support substrate
A wafer-level process for manufacturing solid state lighting ("SSL") devices using large-diameter preformed metal substrates is disclosed. A light emitting...
Signal delivery in stacked device
Some embodiments include apparatus, systems, and methods having a base, a first die, a second arranged in a stacked with the first die and the base, and a...
Packaged microelectronic devices and methods for manufacturing packaged
Packaged microelectronic devices and methods of manufacturing packaged microelectronic devices are disclosed herein. In one embodiment, a method of...
Corrosion resistant via connections in semiconductor substrates and
methods of making same
Devices and methods for protecting the metal within a via in a semiconductor substrate from corrosion are provided. Specifically, embodiments of the present...
Determining memory page status
The present disclosure includes methods, devices, modules, and systems for operating semiconductor memory. One method embodiment includes determining a status...
Apparatuses and methods for bi-directional access of cross-point arrays
The disclosed technology generally relates to apparatuses and methods of operating the same, and more particularly to cross point memory arrays and methods of...
Semiconductor memory device having an output buffer controller
A device includes a data output terminal, an output buffer including n first transistors (n is a natural number greater than 1) connected in parallel with the...
Apparatuses and methods for targeted refreshing of memory
Apparatuses and methods for targeted row refreshes are disclosed herein. In an example apparatus, a predecoder receives a target row address and determines...
Dual event command
A technique to increase transfer rate of command and address signals via a given number of command and address pins in each of one or more integrated circuit...
Multi-level hierarchical routing matrices for pattern-recognition
Multi-level hierarchical routing matrices for pattern-recognition processors are provided. One such routing matrix may include one or more programmable and/or...
Integrity of a data bus
A method for improving data bus integrity includes a selectable data bus integrity feature that can improve the integrity of a data bus in a memory system. An...
Encapsulation enabled PCIE virtualisation
There is herein described a method for transmitting data packets from a first device through a switch to a second device. The method is performed at an...
Resistive memory cell structures and methods
Resistive memory cell structures and methods are described herein. One or more memory cell structures comprise a first resistive memory cell comprising a first...
Memory arrays, semiconductor constructions, and methods of forming
Some embodiments include memory arrays. The memory arrays may have digit lines under vertically-oriented transistors, with the digit lines interconnecting...
Semiconductor structures comprising at least one through-substrate via
filled with conductive materials
A method for selectively removing material from a substrate without damage to copper filling a via and extending at least partially through the substrate. The...
Stack of horizontally extending and vertically overlapping features,
methods of forming circuitry components,...
A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The stack has a primary portion...
Semiconductor device including conductive layer with conductive plug
Some embodiments include a semiconductor device which includes a first conductive layer formed on the semiconductor substrate and a first contact plug connected...