Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,241,673 Methods of forming silicon-doped aluminum oxide, and methods of forming transistors and memory devices
The invention encompasses a method of forming a silicon-doped aluminum oxide. Aluminum oxide and silicon monoxide are co-evaporated. Subsequently, at least some...
US-7,241,662 Reduction of field edge thinning in peripheral devices
A dielectric layer (e.g., an interpoly dielectric layer) is deposited over low and high voltage devices of a peripheral memory device. The dielectric behaves as...
US-7,241,661 Method of forming a coupling dielectric Ta.sub.2O.sub.5 in a memory device
A method of forming a coupling dielectric in a memory cell includes forming an oxide on a substrate, forming Ta.sub.2O.sub.5 on the oxide, oxidizing the...
US-7,241,658 Vertical gain cell
A high density vertical gain cell is realized for memory operation. The gain cell includes a vertical MOS transistor used as a sense transistor having a floating...
US-7,241,655 Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic...
A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by...
US-7,241,654 Vertical NROM NAND flash memory array
Memory devices, arrays, and strings are described that facilitate the use of NROM memory cells in NAND architecture memory strings, arrays, and devices. NROM...
US-D546,275 Electroacoustic transducer
US-D546,274 Electroacoustic transducer
US-7,240,316 Apparatus and method to facilitate hierarchical netlist checking
An apparatus and method are disclosed which determine locations where verification data should exist in a circuit representation and then propagates verification...
US-7,240,148 Parity-scanning and refresh in dynamic memory devices
A method and apparatus that coordinates refresh and parity-scanning in DRAM-based devices such that parity-scan operations substitute for refresh operations when...
US-7,240,147 Memory decoder and data bus for burst page read
Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are...
US-7,240,146 Random access interface in a serial memory device
A random access interface is provided to a non-volatile, serial memory array. An address multiplexer has an external address connection and a serial address...
US-7,239,933 Substrate supports for use with programmable material consolidation apparatus and systems
A programmed material consolidation apparatus includes at least one fabrication site and a material consolidation system associated with the at least one...
US-7,239,932 Methods and apparatus for calibrating programmable material consolidation apparatus
A programmed material consolidation apparatus includes at least one fabrication site and a material consolidation system associated with the at least one...
US-7,239,575 Delay-locked loop having a pre-shift phase detector
A clock generator for generating an output clock signal synchronized with an input clock signal having first and second adjustable delay lines. The first...
US-7,239,557 Program method with optimized voltage level for flash memory
A non-volatile memory device and programming process is described that increases the programming voltage of successive programming cycles in relation to the...
US-7,239,552 Non-volatile one time programmable memory
A verify operation is performed on the one time programmable memory block to determine if it has been programmed. If any bits have been programmed, further...
US-7,239,381 Particle detection method
A method for detecting on a substrate used in the fabrication of integrated devices comprises the steps of (1) contacting the substrate with a monomer, wherein...
US-7,239,152 Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a...
Apparatus and methods are provided for measuring the potential for mutual coupling in an integrated circuit package of any type or configuration using a network...
US-7,239,075 Nitrogen and phosphorus doped amorphous silicon as resistor for field emission display device baseplate
Described herein is a resistor layer for use in field emission display devices and the like, and its method of manufacture. The resistor layer is an amorphous...
US-7,239,029 Packages for semiconductor die
A ball grid array assembly includes a package cover that encapsulates a die and a portion of a substrate to which the die is attached, including an edge of the...
US-7,239,025 Selective deposition of solder ball contacts
Methods of forming solder ball contacts having dimensions of approximately 2.5 microns in diameter for use in C4-type connections. The methods form solder ball...
US-7,239,015 Heat sinks including nonlinear passageways
A stereolithographically fabricated heat sink may include non-linear, or convoluted passageways therethrough, through which air can flow. The heat sink may also...
US-7,239,003 Isolation techniques for reducing dark current in CMOS image sensors
Isolation methods and devices for isolating regions of a semiconductor device. The isolation method and structure include forming an isolating trench in an...
US-7,238,981 Metal-poly integrated capacitor structure
A metal-poly integrated capacitor structure that may be used in a charge pump circuit of a non-volatile memory. In one embodiment, the capacitor comprises a poly...
US-7,238,977 Wide dynamic range sensor having a pinned diode with multiple pinned voltages
A pixel cell has controlled photosensor anti-blooming leakage by having dual pinned voltage regions, one of which is used to set the anti-blooming...
US-7,238,616 Photo-assisted method for semiconductor fabrication
The present invention provides a processing system comprising a remote plasma activation region for formation of active gas species, a transparent transfer tube...
US-7,238,613 Diffusion-enhanced crystallization of amorphous materials to improve surface roughness
Methods of forming a roughened surface through diffusion-enhanced crystallization of an amorphous material are disclosed. In one aspect, conductive hemispherical...
US-7,238,599 Multi-state NROM device
An array of NROM flash memory cells configured to store at least two bits per four F.sup.2. Split vertical channels are generated along each side of adjacent...
US-7,238,544 Imaging with gate controlled charge storage
A pixel cell comprises a photo-conversion device for generating charge and a gate controlled charge storage region for storing photo-generated charge under...
US-7,238,543 Methods for marking a bare semiconductor die including applying a tape having energy-markable properties
A method used for marking a semiconductor wafer or device. The method and apparatus have particular application to wafers or devices which have been subjected to...
US-7,237,172 Error detection and correction in a CAM
An error detection and correction circuit is connected to at least one memory bank of a CAM device. During background processing (i.e., when the CAM is not...
US-7,237,158 Intelligent binning for electrically repairable semiconductor chips
The present invention relates to a system and method for testing one or more semiconductor devices (e.g., packaged chips). Test equipment performs at least tests...
US-7,237,155 Testing method for permanent electrical removal of an intergrated circuit output after packaging
An apparatus and method of disconnecting or disabling an input/output terminal of an integrated circuit after packaging. Each input/output terminal of the...
US-7,237,136 Method and apparatus for providing symmetrical output data for a double data rate DRAM
An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data...
US-7,236,415 Sample and hold memory sense amplifier
A memory sense amplifier includes a sample and hold circuit followed by a differential amplifier. The sample and hold circuit samples a reference voltage on a...
US-7,236,407 Flash memory architecture for optimizing performance of memory having multi-level memory cells
A flash memory device having a pipelined RAS/CAS architecture is logically organized as an array of rows and columns of multi-bit flash memory cells each capable...
US-7,236,400 Erase verify for non-volatile memory using a bitline current-to-voltage converter
A memory device verify system determines a state of memory cells in a memory. The memory includes a memory array having a plurality of memory cells coupled to...
US-7,236,399 Method for erase-verifying a non-volatile memory capable of identifying over-erased and under-erased memory cells
A memory device verify system determines a state of memory cells in a memory. The memory includes a memory array having a plurality of memory cells coupled to...
US-7,236,387 Writing to ferroelectric memory devices
A ground potential is applied to a first word line coupled to a control gate of a selected ferroelectric memory cell in an array of ferroelectric memory cells. A...
US-7,236,385 Memory architecture
A DDR SDRAM where unidirectional row logic is associated with and connected to a single memory array instead of being associated with and connected to multiple...
US-7,236,019 Low current wide VREF range input buffer
A low-current input buffer is disclosed. The buffer uses self-biased N and P channel differential pairs with their outputs tied together. The self-biasing...
US-7,236,016 Low voltage comparator
An integrated circuit comparator comprises a differential amplifier, a source follower circuit coupled to a gate terminal of a first transistor in the...
US-7,235,872 Bow control in an electronic package
A package including a package substrate, a die-substrate assembly including a substrate including a plurality of layers including a layer having a mesh to...
US-7,235,871 Stacked microelectronic dies
An assembly of microelectronic devices and method for forming an assembly of microelectronic devices. In one embodiment, the method includes positioning a first...
US-7,235,865 Methods for making nearly planar dielectric films in integrated circuits
In the fabrication of integrated circuits, one specific technique for making surfaces flat is chemical-mechanical planarization. However, this technique is quite...
US-7,235,858 Edge intensive antifuse and method for making the same
An antifuse including a bottom plate having a plurality of longitudinal members arranged substantially parallel to a first axis, a dielectric layer formed on the...
US-7,235,856 Trench isolation for semiconductor devices
In etching trench isolation structures, a pad oxide or sacrificial oxide may be formed with substantially the same (or higher) etch rate as the trench filler....
US-7,235,854 Lanthanide doped TiO.sub.x dielectric films
A dielectric film containing lanthamide doped TiO.sub.x and a method of fabricating such a dielectric film produce a reliable gate dielectric having an...
US-7,235,837 Technique to control tunneling currents in DRAM capacitors, cells, and devices
Structures and methods are provided for the use with PMOS devices. Materials with large electron affinities or work functions are provided for structures such as...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.