At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Semiconductor device assemblies including face-to-face semiconductor dice
and related methods
Methods of manufacturing semiconductor device assemblies include attaching a back side of a first semiconductor die to a substrate and structurally and...
Semiconductor die assemblies with enhanced thermal management and
semiconductor devices including same
A semiconductor die assembly comprises a plurality of semiconductor dice in a stack. Another semiconductor die is adjacent to the stack and has a region, which...
Selective metal deposition over dielectric layers
Selective deposition of metal over dielectric layers in a manner that minimizes or eliminates keyhole formation is provided. According to one embodiment, a...
Determining system lifetime characteristics
Methods and systems for determining system lifetime characteristics are described. A number of embodiments include a number of memory devices and a controller...
Methods, devices, and systems for adjusting sensing voltages in devices
The present disclosure includes methods, devices, and systems for adjusting sensing voltages in devices. One or more embodiments include memory cells, and a...
Memory systems and memory programming methods
Memory systems and memory programming methods are described. According to one arrangement, a memory system includes a memory array comprising a plurality of...
Configurable reference current generation for non volatile memory
This disclosure relates to generating a reference current for a memory device. In one aspect, a non-volatile memory device, such as a phase change memory...
Leakage measurement systems
Described examples include leakage measurement systems and methods for measuring leakage current between a word line at a boosted voltage and a word line at a...
Independent control of stacked electronic modules
Various embodiments of apparatuses are disclosed to allow independent control of stacked modules. In one embodiment, an apparatus may include a plurality of...
Circuits and methods for providing data to and from arrays of memory cells
A memory device uses a global input/output line or a pair of complementary global input/output lines to couple write data signals and read data signals to and...
Dual mapping between program states and data patterns
The present disclosure includes methods and apparatuses for dual mapping between program states and data patterns. One apparatus includes a memory and a...
Double-exposure mask structure and photolithography method thereof
Double-exposure mask structure and photolithography method for performing a photolithography process on a substrate are provided. The substrate has a central...
Capacitance evaluation apparatuses and methods
Apparatus and methods for evaluating leakage currents of capacitances are described. Capacitances having excessive leakage currents may be disabled from use. An...
Deflate compression algorithm
A compression algorithm replaces duplicative strings with a copy pair indicating a location and length of a preceding identical string that is within a window...
Apparatuses and methods for delaying signals using a delay line with
homogenous architecture and integrated...
Apparatuses and methods for delaying signals using a delay line are described. An example apparatus includes a controller configured to in a first mode, set a...
Switching components and memory units
Some embodiments include a switching component which includes a selector region between a pair of electrodes. The selector region contains silicon doped with...
ETCH bias homogenization
Methods and memory devices formed using etch bias homogenization are provided. One example method of forming a memory device using etch bias homogenization...
Transistors, memory cells and semiconductor constructions
Some embodiments include a semiconductor construction having a gate extending into a semiconductor base. Conductively-doped source and drain regions are within...
Ferroelectric field effect transistors, pluralities of ferroelectric field
effect transistors arrayed in row...
A ferroelectric field effect transistor comprises a semiconductive channel comprising opposing sidewalls and an elevationally outermost top. A source/drain...
Apparatuses including memory arrays with source contacts adjacent edges of
Various apparatuses, including three-dimensional (3D) memory devices and systems including the same, are described herein. In one embodiment, a 3D memory device...
Methods and apparatuses including a select transistor having a body region
Some embodiments include apparatuses and methods having a memory cell string including memory cells located in different levels of the apparatuses and a select...
Methods of forming an array of conductive lines and methods of forming an
array of recessed access gate lines
An array of recessed access gate lines includes active area regions having dielectric trench isolation material there-between. The trench isolation material...
Methods of forming transistors
Some embodiments include methods of forming transistors. Recesses are formed to extend into semiconductor material. The recesses have upper regions lined with...
Techniques for providing a semiconductor memory device
Techniques for providing a semiconductor memory device are disclosed. In one particular embodiment, the techniques may be realized as a semiconductor memory...
Memory device page buffer configuration and methods
Memory devices and methods are described that include communication circuitry between page buffers in a memory array. Examples include communication circuitry...
Methods and apparatuses for programming memory cells
Methods and apparatus for programming memory cells in a memory array are disclosed. A most recent programming time is determined, the most recent programming...
A method includes measuring a first pulse width of a resistance variable memory cell coupled between a first terminal and a second terminal, the first pulse...
Sub-block disabling in 3D memory
Some embodiments relate to apparatuses and methods associated with blocks of memory cells. The blocks of memory cells may include two or more sub-blocks of...
Disclosed herein is an apparatus that includes: a first terminal configured to receive a serial write data signal that includes at least four bits transferred...
Memory having buried digit lines and methods of making the same
A memory array having memory cells and methods of forming the same. The memory array may have a buried digit line formed in a first horizontal planar volume, a...
Re-building mapping information for memory devices
Memory modules and methods of operating memory modules re-build mapping information from data read from last valid physical pages. Corruption of mapping...
Non-volatile configuration for serial non-volatile memory
Example embodiments for configuring a serial non-volatile memory device may comprise a non-volatile configuration register to store a configuration value...
Memory devices facilitating differing depths of error detection and/or
error correction coverage
Memory devices facilitating differing depths of error detection and/or error correction coverage for differing portions of a memory array.
Methods and apparatus for treating fluorinated greenhouse gases in gas
A method for removing fluorinated greenhouse gas from a gas stream comprises reacting at least one fluorinated greenhouse gas in a gas stream with at least one...
Apparatuses and methods for mitigating uneven circuit degradation of delay
Apparatuses and methods for mitigating uneven circuit degradation of delay circuits are disclosed. In an example method, an imbalance in transistor threshold...
Memory cells, methods of forming memory cells, and methods of programming
Some embodiments include methods in which a memory cell is formed to have programmable material between first and second access lines, with the programmable...
Methods of forming memory cells having regions containing one or both of
carbon and boron
Some embodiments include a memory cell having a first electrode, and an intermediate material over and directly against the first electrode. The intermediate...
Memory cell with independently-sized electrode
Memory cell architectures and methods of forming the same are provided. An example memory cell can include a switch element and a memory element. A middle...
Semiconductor construction forming methods
Memory device constructions include a first column line extending parallel to a second column line, the first column line being above the second column line; a...
Methods and apparatuses for energetic neutral flux generation for
processing a substrate
Apparatuses and methods for processing substrates are disclosed. A processing apparatus includes a chamber for generating a plasma therein, an electrode...
Templates including self-assembled block copolymer films
Methods for fabricating sublithographic, nanoscale microstructures arrays including openings and linear microchannels utilizing self-assembling block...
Setting a default read signal based on error correction
Apparatuses and methods related to setting a default read signal based on error correction include reading a page of data from a group of memory cells with a...
Apparatuses and/or methods for operating a memory cell as an anti-fuse
Embodiments disclosed herein relate to operating a memory cell as an anti-fuse, such as for use in phase change memory, for example.
Memory devices and their operation having trim registers associated with
access operation commands
Methods, and apparatus configured to perform methods, including loading trim settings into a trim register of a memory device associated with a command for an...
Random telegraph signal noise reduction scheme for semiconductor memories
Embodiments are provided that include a method including providing a first pulsed gate signal to a selected memory cell, wherein the pulsed gate signal...
Integrated circuit having voltage generation circuitry for memory cell
array, and method of operating and/or...
A method of generating a voltage as well as an integrated circuit device (e.g., a logic device or a memory device) having a memory cell array which includes (i)...
Methods and apparatuses for compensating for source voltage
Apparatuses and methods for compensating for source voltage is described. An example apparatus includes a source coupled to a memory cell and a read-write...
Magnetic tunnel junctions
A magnetic tunnel junction comprises a conductive first magnetic electrode comprising magnetic recording material. A conductive second magnetic electrode is...
Apparatuses and related methods for overflow detection and clamping with
parallel operand processing
A method and apparatus for overflow detection and clamping with parallel operand processing for fixed-point multipliers is disclosed. The disclosure predicts...
Electronic apparatus having IC temperature control
The use of a power sink function in IC testing results in a simple and rapid method for testing ICs, and assembled modules, at elevated temperature profiles...