At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Programming methods for multi-level flash EEPROMs
A method is provided for programming a memory cell of an electrically erasable programmable read only memory. The memory cell is fabricated on a substrate and...
Aperture stop assembly for high power laser beams
An aperture stop assembly for use in an electromagnetic radiation system may include an aperture stop made of a material at least partly transparent to an...
Variable pixel clock electronic shutter control
CMOS image sensor with a rolling shutter that uses two separate clocks. One of the clocks is used during normal operation. When timing is changed, the other...
Method and apparatus for low voltage temperature sensing
A temperature sensor device and method of sensing temperature are disclosed. The device and method include generating a reference voltage inversely correlated to...
System and method for open-loop synthesis of output clock signals having a
selected phase relative to an input...
Delay circuits are used in a manner similar to a synchronized mirror delay circuit to generate a quadrature clock signal from an input clock signal. The input...
Method and apparatus for timing domain crossing
A timing domain crossing apparatus and method of transferring signals between timing domains are disclosed. A receiver samples a data signal with a sample clock...
Reducing swing line driver
An apparatus and method is disclosed for a limited swing line driver. A driver circuit generates a voltage that is transmitted to a unity gain voltage amplifier...
Electronic device package
An electronic device package is described that includes a non-metal die attached adhesive. The die attach is positioned in discrete positions on a surface to...
Multi-chip module and methods
A substrate includes first and second regions over which first and second semiconductor devices are to be respectively positioned. The first region is located at...
Boron incorporated diffusion barrier material
A diffusion barrier layer comprising TiN.sub.xB.sub.y is disclosed for protection of gate oxide layers in integrated transistors. The diffusion barrier layer can...
Leads under chip IC package
A semiconductor device assembly including a semiconductor device having a plurality of bond pads on the active surface thereof and a lead frame having a portion...
Computer system including at least one stress balanced semiconductor
Stress balanced semiconductor device packages, a method of forming, and a method of modifying a mold segment for use in the method are disclosed. A semiconductor...
Circuits with a trench capacitor having micro-roughened semiconductor
A method for forming a trench capacitor. The method includes forming a trench in a semiconductor substrate. A conformal layer of semiconductor material is...
Double sided container process used during the manufacture of a
A method used during the formation of a semiconductor device comprises providing a wafer substrate assembly comprising a plurality of digit line plug contact...
Strained semiconductor by wafer bonding with misorientation
One aspect of the present invention relates to a method for forming a strained semiconductor structure. In various embodiments, at least two strong bonding...
Photolithographic techniques for producing angled lines
The present subject matter allows non-orthogonal lines to be formed at the same thickness as the orthogonal lines so as to promote compact designs, to be formed...
Electrical device allowing for increased device densities
A device comprising a circuit, a lead having a first end connected to the circuit and having a second end, and a deformable structure connected to the second end...
Atomic layer deposited lanthanide doped TiOx dielectric films
A dielectric film containing atomic layer deposited lanthanide doped TiO.sub.x and a method of fabricating such a dielectric film produce a reliable dielectric...
Removal of copper oxides from integrated interconnects
An apparatus and a method for photoreducing copper oxide layers from semiconductor wafers during the processes of forming interconnects in advanced IC...
Method of forming low-loss coplanar waveguides
Coplanar waveguides having a deep trench between a signal line and a ground plane and methods of their fabrication are disclosed. An oxide layer is provided over...
The invention includes methods of forming implant regions between and/or under transistor gates. In one aspect, a pair of transistor gates is partially formed,...
Methods for forming protective layers on semiconductor device substrates
Methods for forming protective layers on semiconductor devices, including semiconductor devices that are carried by fabrication substrates, that are parts of...
Programmed material consolidation processes for protecting intermediate
A method for protecting intermediate conductive elements, such as bond wires, of semiconductor device assemblies includes selectively altering a state of...
MEMS heat pumps for integrated circuit heat dissipation
A cooling mechanism within an integrated circuit includes an internal pump for circulating thermally conductive fluid within closed loop channels. The cooling...
Magnetic annealing sequences for patterned MRAM synthetic
antiferromagnetic pinned layers
A method is provided for fabricating a fixed layer for a MRAM device. The method includes providing the fixed layer. The fixed layer includes an ...
Methods and apparatuses for planarizing microelectronic substrate
Methods and apparatuses for planarizing microelectronic substrate assemblies on fixed-abrasive polishing pads with non-abrasive lubricating planarizing...
Slanted vias for electrical circuits on circuit boards and other
Circuit boards, microelectronic devices, and other apparatuses having slanted vias are disclosed herein. In one embodiment, an apparatus for interconnecting...
Methods for modifying a vertical surface mount package
A vertically mountable semiconductor device including a plurality of stub contacts extending perpendicularly from a bottom edge thereof. The stub contacts may be...
Method of fabricating an integrated circuit package
A method of forming a semiconductor package is provided. The method includes forming a leadframe wherein the conductors or leads of the leadframe extend from a...
Integrated circuit with layout matched high speed lines
A set of high speed interconnect lines for an integrated circuit has an improved line-to-line capacitance and overall RC time constant. The high speed...
Memory device having different burst order addressing for read and write
An apparatus enables the reordering of a block of n-bit words output from a plurality of memory cells according to information in certain address bits before...
Memory device and method having banks of different sizes
A memory device, such as a synchronous random access memory device, includes four banks of memory cells arranged in rows and columns. Different numbers of...
System and method for reducing power consumption during extended refresh
periods of dynamic random access...
A dynamic random access memory ("DRAM") device is operable in either a normal refresh mode or a static refresh mode, such as a self-refresh mode. A cell plate...
Individual I/O modulation in memory devices
A DRAM circuit with reduced power consumption and in some circumstances faster memory array access speed. Input/output lines connected to a memory array are...
Soft programming for recovery of overerasure
A method of erasing a memory cell includes the step of erasing a memory cell. The current in the memory cell is measured. If the measured memory cell current...
Position based erase verification levels in a flash memory device
The location of a cell to be erase verified is determined. The erase verification threshold voltage is then set. The threshold voltage is changed in response to...
Offset compensated sensing for magnetic random access memory
An offset compensated memory element voltage supply including a differential amplifier with a compensation circuit, and a transistor with a gate connected to the...
Removing heat from integrated circuit devices mounted on a support
A cover, acting as a heat sink for integrated circuit devices, encloses one or more devices mounted on a support structure. The thermally conductive cover is...
Semiconductor component having thinned substrate, backside pin contacts
and circuit side contacts
A semiconductor component includes back side pin contacts fabricated using a circuit side fabrication method. The component also includes a thinned semiconductor...
The invention includes methods of forming circuit devices. A metal-containing material comprising a thickness of no more than 20 .ANG. (or alternatively...
Pixel with differential readout
An imager in which two adjacent pixels share row and reset lines and a row selection circuitry while the output transistors of the two pixels are configured as a...
Lanthanide oxide dielectric layer
A ruthenium gate for a lanthanide oxide dielectric layer and a method of fabricating such a combination gate and dielectric layer produce a reliable structure...
Methods of forming field effect transistor gates
The invention includes methods of forming field effect transistor gates. In one implementation, a series of layers is formed proximate a semiconductive material...
Methods of forming a conductive line
A method of forming a local interconnect includes forming an isolation trench within a semiconductor substrate. A first trench isolation material is deposited to...
Nanotube semiconductor devices and methods for making the same
Provided herein are vertical nanotube semiconductor devices and methods for making the same. An embodiment of the semiconductor devices comprises a vertical...
Method and apparatus using parasitic capacitance for synchronizing signals
A method and apparatus for compensating address and control lines to account for clock delays within a memory device is disclosed. Latches are located directly...
Flash memory with accessible page during write
A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in...
Low power auto-refresh circuit and method for dynamic random access
A power saving circuit disables input buffers for command and address signals during an auto-refresh of a DRAM. The input buffers are re-enabled at the end of...
Noise suppression in memory device sensing
Methods of sensing a programmed state of a nonvolatile memory cell, as well as apparatus for carrying out the methods, are useful in memory devices. Latches in...
NAND flash memory with read and verification for threshold uniformity
A plurality of cells in a flash memory device are coupled together in a series configuration, as in a NAND flash memory. A position of a first accessed cell is...