Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,255,964 Electronic apparatus having IC temperature control
The use of a power sink function in IC testing results in a simple and rapid method for testing ICs, and assembled modules, at elevated temperature profiles...
US-9,254,393 Wearable antenna assembly
A wearable device for facilitating neurophysiological treatment of a patient harboring an implanted neural stimulator is provided. The wearable device includes...
US-9,252,996 Apparatuses and methods to change information values
Some embodiments include apparatuses and methods having a component to change a value of a bit among a number of M bits of information when the M bits have the...
US-9,252,709 Apparatuses and methods for providing oscillation signals
Apparatuses and methods are disclosed for oscillators that are substantially insensitive to supply voltage variations. In one such example apparatus, a...
US-9,252,362 Method for making three dimensional memory array architecture using phase change and ovonic switching materials
Three dimension memory arrays and methods of forming the same are provided. An example three dimension memory array can include a stack comprising a plurality...
US-9,252,281 Silicon on germanium
A monolayer or partial monolayer sequencing processing, such as atomic layer deposition (ALD), can be used to form a semiconductor structure of a silicon film...
US-9,252,188 Methods of forming memory cells
Some embodiments include methods of forming memory cells. A series of rails is formed to include bottom electrode contact material. Sacrificial material is...
US-9,252,176 Ambient infrared detection in solid state sensors
A solid state imaging device includes an array of active pixels and an infrared cut filter formed over the sensor. Optionally, a slot in the infrared cut filter...
US-9,252,148 Methods and apparatuses with vertical strings of memory cells and support circuitry
Apparatuses and methods have been disclosed. One such apparatus includes strings of memory cells formed on a topside of a substrate. Support circuitry is formed...
US-9,251,908 Memory kink checking
This disclosure concerns memory kink checking. One embodiment includes selectively applying one of a plurality of voltages to a first data line according to a...
US-9,251,907 Memory devices and methods of operating memory devices including applying a potential to a source and a select...
Devices, systems and methods of biasing in memory devices facilitate memory device programming and/or erase operations. In at least one embodiment, a first...
US-9,251,897 Methods for a phase-change memory array
Methods of operating phase-change memory arrays are described. A method includes determining a pattern to be written to a phase-change memory array and...
US-9,251,867 Voltage generators having reduced or eliminated cross current
Embodiments described include voltage generators having reduced or eliminated cross current. Dynamic adjustment of a low or high threshold voltage used in a...
US-9,251,860 Memory devices with local and global devices at substantially the same level above stacked tiers of memory...
In an embodiment, a memory device includes a stack of tiers of memory cells, a tier of local devices at a level above the stack of tiers of memory cells, and a...
US-9,251,068 Systems, devices, memory controllers, and methods for memory initialization
Systems, devices, memory controllers, and methods for initializing memory are described. Initializing memory can include configuring memory devices in parallel....
US-9,251,000 Apparatuses and methods for combining error coding and modulation schemes
Methods and apparatuses for combining error coding and modulation schemes are described herein. One or more methods include encoding data using linear error...
US-9,249,498 Forming memory using high power impulse magnetron sputtering
Forming memory using high power impulse magnetron sputtering is described herein. One or more method embodiments include forming a resistive memory material on...
US-9,246,382 Charge pump including supply voltage-based control signal level
Some embodiments include apparatuses and methods having an input node to receive a first voltage, an output node to provide an output voltage, and a charge pump...
US-9,246,100 Memory cell array structures and methods of forming the same
The present disclosure includes memory cell array structures and methods of forming the same. One such array includes a stack structure comprising a memory cell...
US-9,246,093 Phase change memory cell with self-aligned vertical heater and low resistivity interface
A low resistivity interface material is provided between a self-aligned vertical heater element and a contact region of a selection device. A phase change...
US-9,246,051 Solid state lighting devices with reduced crystal lattice dislocations and associated methods of manufacturing
Solid state lighting devices and associated methods of manufacturing are disclosed herein. In one embodiment, a solid state lighting device includes a substrate...
US-9,245,987 Semiconductor devices and fabrication methods
Methods of fabricating vertical devices are described, along with apparatuses and systems that include them. In one such method, a vertical device is formed at...
US-9,245,964 Integrated circuitry comprising nonvolatile memory cells and methods of forming a nonvolatile memory cell
An integrated circuit has a nonvolatile memory cell that includes a first electrode, a second electrode, and an ion conductive material there-between. At least...
US-9,245,927 Semiconductor constructions, memory cells and memory arrays
Some embodiments include a construction having oxygen-sensitive structures directly over spaced-apart nodes. Each oxygen-sensitive structure includes an angled...
US-9,245,926 Apparatuses and methods including memory access in cross point memory
Some embodiments include apparatuses and methods having a memory cell, first and second conductive lines configured to access the memory cell, and a switch...
US-9,245,923 Method of fabricating a semiconductor device having a colossal magneto-capacitive material being formed close...
Semiconductor devices include a transistor having a gate structure located close to a channel region that comprises a colossal magnetocapacitive material. The...
US-9,245,893 Semiconductor constructions having grooves dividing active regions
Some embodiments include semiconductor constructions having an active region surrounded by insulating material. A groove crosses the active region to divide the...
US-9,245,646 Program verify operation in a memory device
Methods for program verifying a memory cell include generating an access line voltage in response to a count and applying the access line voltage to a control...
US-9,245,620 Drift acceleration in resistance variable memory
The present disclosure includes apparatuses and methods including drift acceleration in resistance variable memory. A number of embodiments include applying a...
US-9,245,598 Circuitry and methods minimizing output switching noise through split-level signaling and bus division enabled...
Disclosed herein are circuitry and methods for transmitting data across a parallel bus using both high common mode and low common mode signaling. The...
US-9,245,597 Reference voltage generators and sensing circuits
Described examples include sensing circuits and reference voltage generators for providing a reference voltage to a sensing circuit. The sensing circuits may...
US-9,244,479 Current generator circuit and methods for providing an output current
Current circuits, circuits configured to provide a bias voltage, and methods for providing a bias voltage are described, including a current circuit configured...
US-9,244,477 Reference voltage generation for single-ended communication channels
An improved reference voltage (Vref) generator useable, for example, in sensing data on single-ended channels is disclosed. The Vref generator can be placed on...
US-9,242,103 Relay module for implant
An implementation provides a system that includes: a control module including a first antenna, the control module configured to generate a first radio frequency...
US-9,240,548 Memory arrays and methods of forming an array of memory cells
A method of forming an array of memory cells includes forming lines of covering material that are elevationally over and along lines of spaced sense line...
US-9,240,547 Magnetic tunnel junctions and methods of forming magnetic tunnel junctions
A method of forming a line of magnetic tunnel junctions includes forming magnetic recording material over a substrate, non-magnetic material over the recording...
US-9,240,496 Semiconductor device with floating gate and electrically floating body
Techniques for providing floating body memory devices are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor...
US-9,240,495 Methods of forming nanoscale floating gate
A memory cell is provided including a tunnel dielectric layer overlying a semiconductor substrate. The memory cell also includes a floating gate having a first...
US-9,240,477 Transistor-containing constructions and memory arrays
Some embodiments include transistor-containing constructions having gate material within an opening in a semiconductor material and spaced from the...
US-9,240,385 Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
Microelectronic devices and method of forming a plurality of microelectronic devices on a semiconductor workpiece are disclosed herein. One such method includes...
US-9,240,240 Apparatus having indications of memory cell density and methods of their determination and use
Methods and apparatus utilizing indications of memory cell density facilitate management of memory density of a memory device. By permitting each of a plurality...
US-9,239,806 Systems, devices, memory controllers, and methods for controlling memory
Systems, devices, memory controllers, and methods for controlling memory are described. One such method includes activating a memory unit of a memory device;...
US-9,239,759 Switchable on-die memory error correcting engine
Subject matter disclosed herein relates to a user-switchable error correction coding (ECC) engine residing on a memory die.
US-9,239,432 Photonics grating coupler and method of manufacture
A structure for coupling an optical signal between an integrated circuit photonic structure and an external optical fiber is disclosed as in a method of...
US-9,237,629 Organic EL display panel for reducing resistance of electrode lines
An organic EL display comprising a substrate having an EL region, an anode on the EL region of the substrate, a supplementary electrode coupled to a portion of...
US-9,236,566 Memory cells and methods of forming memory cells
Some embodiments include methods of forming memory cells. Programmable material may be formed directly adjacent another material. A dopant implant may be...
US-9,236,550 Light emitting diodes with enhanced thermal sinking and associated methods of operation
Solid state lighting devices and associated methods of thermal sinking are described below. In one embodiment, a light emitting diode (LED) device includes a...
US-9,236,473 Field effect transistor devices
A memcapacitor device includes a pair of opposing conductive electrodes. A semiconductive material including mobile dopants within a dielectric and a mobile...
US-9,236,427 Multi-material structures and capacitor-containing semiconductor constructions
Some embodiments include a method of forming a capacitor. An opening is formed through a silicon-containing mass to a base, and sidewalls of the opening are...
US-9,236,383 Method and apparatus for fabricating a memory device with a dielectric etch stop layer
The present technique relates to a method and apparatus to provide a dielectric etch stop layer that prevents shorts for a buried digit layer as an...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.