At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Charge storage nodes with conductive nanodots
Methods of forming memory cells having conductive nanodots over a charge storage material are useful in non-volatile memory devices and electronic systems.
Electronic devices including barium strontium titanium oxide films
Apparatus and methods of forming the apparatus include a dielectric layer containing barium strontium titanium oxide layer, an erbium-doped barium strontium...
Post package repair of memory devices
An apparatus for post package repair can include memory cells in a package. A storage element can store information responsive to a post-package repair mode...
Non-volatile memory programming
Some embodiments include a memory device and a method of programming memory cells of the memory device. One such method can include applying a signal to a line...
Memory device having a different source line coupled to each of a
plurality of layers of memory cell arrays
In an embodiment, a memory device may have a plurality of layers of memory cell arrays. Each layer may have a plurality of strings of memory cells and a...
Methods for providing redundancy and apparatuses
Methods for providing redundancy and apparatuses are disclosed. One such method for providing redundancy performs a mapping of data between an address of a...
Appatuses and methods for precharge operations and accumulated charge
Examples described include precharge operations and circuitry for performing precharge operations. Digit lines may be driven to ground during a portion of...
Power supply induced signal jitter compensation
Examples of circuits and methods for compensating for power supply induced signal jitter in path elements sensitive to power supply variation. An example...
Early alert system and method for livestock disease detection
An early alert system and a related method for livestock disease detection are disclosed. In one embodiment of the invention, an activity measurement zone (AMZ)...
Solid state storage device controller with parallel operation mode
A master memory controller comprises a plurality of memory communication channels. At least one of the memory communication channels is used to communicate with...
Data recovery in a solid state storage system
Methods for data recovery and memory systems are provided. According to at least one such method, when defective data is read from a memory location, the data...
Multi-partitioning of memories
Various embodiments comprise apparatuses and methods including a method of reconfiguring partitions in a memory device as directed by a host. The method...
Electrical configuration for a vibrating meter
A sensor assembly (200) for a vibrating meter (50) is provided. The sensor assembly (200) includes one or more conduits (103A, 103B). The sensor assembly (200)...
Remote control of power or polarity selection for a neural stimulator
An implantable neural stimulator includes one or more electrodes, at least one antenna, and one or more circuits connected to the at least one antenna. The one...
Method and apparatus for reading data from non-volatile memory
Methods and apparatus are disclosed related to a memory device, such as a flash memory device that includes an array of memory cells. One such method includes...
Vertical solid-state transducers having backside terminals and associated
systems and methods
Vertical solid-state transducers ("SSTs") having backside contacts are disclosed herein. An SST in accordance with a particular embodiment can include a...
Select devices including a semiconductive stack having a semiconductive
Methods, devices, and systems are provided for a select device that can include a semiconductive stack of at least one semiconductive material formed on a first...
Methods of forming capacitors
A method of forming capacitors includes providing first capacitor electrodes within support material. The first capacitor electrodes contain TiN and the support...
Semiconductor device having metal bit line
Disclosed herein is a device that includes: a semiconductor substrate including a memory cell region and a peripheral circuit region arranged around the memory...
Forming self-aligned conductive lines for resistive random access memories
Resistive random access memory elements, such as phase change memory elements, may be defined using a plurality of parallel conductive lines over a stack of...
Reducing noise in semiconductor devices
The present disclosure includes methods, devices, modules, and systems for reducing noise in semiconductor devices. One method embodiment includes applying a...
Read distribution management for phase change memory
Subject matter disclosed herein relates to a memory device, and more particularly to write performance of a phase change memory.
Voltage stabilizing for a memory cell array
Voltage balancing for a memory cell array is provided. One example method of voltage balancing for a memory array can include activating an access node coupled...
Memory including a selector switch on a variable resistance memory cell
Embodiments include but are not limited to apparatuses and systems including memory having a memory cell including a variable resistance memory layer, and a...
A device includes an output circuit, a DLL (Delay Locked Loop) circuit including a first delay line receiving a first clock signal and outputting, in response...
Non-volatile memory with LPDRAM
Memory, systems and devices are disclosed where a non-volatile memory device (such as a Flash memory device) is paired with a LPDRAM memory device or array and...
On-die termination apparatuses and methods
Apparatuses and methods are disclosed herein, including those, performed by a memory die, that operate to detect that a command on a bus connected to the memory...
Stacked device identification assignment
Some embodiments include apparatus and methods having dice arranged in a stack. The dice include at least a first die and a second die, and a connection coupled...
Dynamic memory cache size adjustment in a memory device
Methods for dynamic memory cache size adjustment, enabling dynamic memory cache size adjustment, memory devices, and memory systems are disclosed. One such...
Sub-sector wear leveling in memories
Methods and memories for wear leveling by sub-sectors of a block are provided. In one such method, data are transferred from a first block of the memory to a...
Operation management in a memory device
Multiple segment operations having non-volatile state trackers in memory devices are disclosed. Operations are segmented in multiple segments and selectively...
Photolithography systems and associated methods of overlay error
Several embodiments of photolithography systems and associated methods of overlay error correction are disclosed herein. In one embodiment, a method for...
Probe and probe card
A probe is provided with a linear main body portion having a tip in contact with an electrode of a member to be tested in a state where a board-side end is in...
Systems and devices including fin field-effect transistors each having
U-shaped semiconductor fin
Disclosed are methods, systems and devices, including a system, having a memory device. In some embodiments, the memory device includes a plurality of fin...
Apparatuses and methods comprising a channel region having different
minority carrier lifetimes
Apparatuses, such as memory devices, memory cell strings, and electronic systems, and methods of forming such apparatuses are shown. One such apparatus includes...
Three-dimensional structured memory devices
In various embodiments, a three-dimensional structured nonvolatile semiconductor memory devices and methods for manufacturing the devices are disclosed. One...
Memory devices and formation methods
A method includes forming an electrical insulator material over an integrated circuit having a metal-containing conductive interconnect and activating a dopant...
Determining soft data from a hard read
Apparatuses and methods involving the determination of soft data from hard reads are provided. One example method can include determining, using a hard read, a...
Nonconsecutive sensing of multilevel memory cells
Apparatuses and methods for nonconsecutive sensing of multilevel memory cells include methods of sensing a unit of information from a multilevel memory cell...
The present disclosure includes methods, and circuits, for operating a memory device. One method embodiment for operating a memory device includes controlling...
Memory device architecture
Row electrode drivers and column electrode drivers for a memory device are distributed within a footprint share by a memory cell array.
Apparatuses and methods for a memory die architecture including an
Apparatuses and methods for reducing capacitance on a data bus are disclosed herein. In accordance with one or more described embodiments, an apparatus may...
Transistor voltage threshold mismatch compensated sense amplifiers and
methods for precharging sense amplifiers
Sense amplifiers and methods for precharging are disclosed, including a sense amplifier having a pair of cross-coupled complementary transistor inverters, and a...
Apparatus, electronic devices and methods associated with an operative
transition from a first interface to a...
Subject matter disclosed herein relates to an apparatus comprising memory and a controller, such as a controller which determines block locking states in...
Data interleaving module
The present disclosure includes apparatuses and methods related to a data interleaving module. A number of methods can include interleaving data received from a...
Wear leveling for erasable memories
In accordance with some embodiments, wear leveling may be done based on the difference in age of discarded blocks and engaged blocks. Data is moved to an older...
Semiconductor device including a temperature sensor circuit
A semiconductor device including a temperature sensor includes a pull up circuit, a pull down circuit, a first additional current path, and a second additional...
Drug-eluting catheter and method of manufacturing the same
Biocompatible nanoparticles 1 which entrap a bioactive substance and whose surface is positive-charge-modified are electrically adhered to a balloon portion 9...
Anti-eclipse circuitry with tracking of floating diffusion reset level
An anti-eclipse circuit for an imager is formed from pixel circuitry over the same semiconductor substrate as the imaging pixels. More specifically, two...
Signaling systems, preamplifiers, memory devices and methods
Signaling systems, preamplifiers, memory devices and methods are disclosed, such as a signaling system that includes a transmitter configured to receive a first...