At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Image sensor including real-time automatic exposure control and
swallowable pill including the same
An imager and a method for real-time, non-destructive monitoring of light incident on imager pixels during their exposure to light. Real-time or present pixel...
Extended single-bit error correction and multiple-bit error detection
Some embodiments include apparatus and methods to prevent at least one of misidentifying and ignoring multiple-bit errors if the multiple-bit errors include a...
Apparatuses and methods for changing signal path delay of a signal path
responsive to changes in power
Apparatuses and methods for changing a signal path delay of a signal path responsive to changes in power provided to the signal path are disclosed. An example...
Apparatuses and methods for duty cycle adjustments
Apparatuses and methods have been disclosed. One such apparatus includes a plurality of gates coupled together in series. A first pull-down circuit can be...
Memory cell structures
The present disclosure includes memory cell structures and method of forming the same. One such memory cell includes a first electrode having sidewalls angled...
Method, system, and device for storage cell, such as for memory
Embodiments disclosed herein may relate to forming an interface between a selector transistor and a phase change material storage cell in a memory device.
Vertical memory devices and apparatuses
Vertical memory devices comprise vertical transistors, buried digit lines extending in a first direction in an array region, and word lines extending in a...
Underfill-accommodating heat spreaders and related semiconductor device
assemblies and methods
Heat spreaders for dissipating heat from semiconductor devices comprise a contact surface located within a recess on an underside of the heat spreader, the...
Methods for forming assemblies and multi-chip modules including stacked
An assembly method that includes providing a first semiconductor device and positioning a second semiconductor device at least partially over the first...
Refresh architecture and algorithm for non-volatile memories
Methods and systems to refresh a non-volatile memory device, such as a phase change memory. In an embodiment, as a function of system state, a memory device...
Sensing memory cells coupled to different access lines in different blocks
of memory cells
In an embodiment, a target memory cell in a first block of memory cells of a memory device and a target memory cell in a second block of memory cells of the...
Digital filters with memory
A memory device that, in certain embodiments, includes a memory element coupled to a bit-line and a quantizing circuit coupled to the memory element via the...
Erase operation control sequencing apparatus, systems, and methods
Apparatus, systems, and methods may operate to receive an external erase command at a control circuit coupled to an erasable memory array located on a...
Non-volatile multilevel memory cells
The present disclosure includes methods, devices, modules, and systems for operating non-volatile multilevel memory cells. One method embodiment includes...
Memory devices with local and global devices at substantially the same
level above stacked tiers of memory...
In an embodiment, a memory device includes a stack of tiers of memory cells, a tier of local devices at a level above the stack of tiers of memory cells, and a...
Data line control for sense amplifiers
Some embodiments include apparatuses and methods having a first data line, a second data line, a first transistor, a sense amplifier, and a circuit. The first...
Control arrangements and methods for accessing block oriented nonvolatile
A memory system digitally communicates with a host device to provide data storage capacity for the host device. The memory system includes a plurality of...
Inspection apparatus for semiconductor devices and chuck stage for the
inspection apparatus that is movable...
An inspection apparatus is provided, which includes probes for front side electrodes, probes for back side electrodes, and a chuck stage. The probes for front...
The present disclosure includes methods and devices for parallel encryption/decryption. In one or more embodiments, an encryption/decryption device includes an...
Determining soft data using a classification code
Apparatuses and methods for determining soft data using a classification code are provided. One example apparatus can include a classification code (CC) decoder...
Semiconductor device having DLL circuit
Disclosed herein is a device includes a first delay circuit delaying a first clock signal according to a count value to generate a second clock signal, a phase...
Adjustable data drivers and methods for driving data signals
Apparatuses and methods for driving input data signals onto signal lines as output data signals are disclosed. An example apparatus includes a detection...
Methods of forming germanium-antimony-tellurium materials and chalcogenide
Methods of forming a material include exposing a substrate to a first germanium-containing compound and a second, different germanium-containing compound;...
Mixed valent oxide memory and method
Memory devices and methods of forming include a mixed valent oxide located between a first electrode and a second electrode. Implantation of a metal below a...
Semiconductor devices and methods for forming patterned radiation blocking
on a semiconductor device
Several embodiments for semiconductor devices and methods for forming semiconductor devices are disclosed herein. One embodiment is directed to a method for...
Die attached to a support member by a plurality of adhesive members
Methods and systems for adhering microfeature workpieces to support members are disclosed. A method in accordance with one embodiment of the invention includes...
Memory including blocking dielectric in etch stop tier
Vertical memories and methods of making the same are discussed generally herein. In one embodiment, a vertical memory can include a vertical pillar extending to...
Methods of forming a plurality of conductive lines in the fabrication of
integrated circuitry, methods of...
A method of forming a pair of conductive lines in the fabrication of integrated circuitry includes forming a trench into a damascene material received over a...
Encapsulated phase change cell structures and methods
Methods and devices associated with phase change cell structures are described herein. In one or more embodiments, a method of forming a phase change cell...
Techniques for forming a contact to a buried diffusion layer in a
semiconductor memory device
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device are disclosed. The techniques may be realized as a semiconductor...
Method and apparatus for fabricating a memory device with a dielectric
etch stop layer
The present technique relates to a method and apparatus to provide a dielectric etch stop layer that prevents shorts for a buried digit layer as an...
DRAM cells and methods of forming silicon dioxide
Some embodiments include methods of forming silicon dioxide in which silicon dioxide is formed across silicon utilizing a first treatment temperature of no...
Memory controller method and system compensating for memory cell data
A computer system includes a memory controller coupled to a memory module containing several DRAMs. The memory module also includes a non-volatile memory...
Memory address repair without enable fuses
A memory chip design methodology is disclosed wherein fuse banks on the memory chip may be implemented without enable fuses. A fuse bank may be enabled by using...
Enable/disable of memory chunks during memory access
Chunks of memory cells in a memory array are enabled to be accessed and then one or more of the chunks are disabled from being accessed. In one such apparatus,...
Apparatuses and methods to control body potential in memory operations
Some embodiments include apparatuses and methods having a memory cell string including memory cells located in different levels of the apparatus and a data line...
Apparatuses and methods for transposing select gates
Apparatuses and methods for transposing select gates, such as in a computing system and/or memory device, are provided. One example apparatus can include a...
Determining whether a memory cell state is in a valley between adjacent
The present disclosure includes apparatuses and methods related to memory cell state in a valley between adjacent data states. A number of methods can include...
Multilevel phase change memory operation
Methods, devices, and systems associated with multilevel phase change memory cells are described herein. One or more embodiments of the present disclosure...
Apparatuses and methods including supply current in memory
Some embodiments include apparatuses and methods having first conductive lines, second conductive lines, a memory array including memory cells, each of the...
Phase change memory device
A phase change memory device with memory cells is formed from a phase change memory element and a selection switch. A reference cell is formed from a similar...
Apparatuses and methods for coupling load current to a common source
Apparatuses and methods are disclosed, including an apparatus with a string of charge storage devices coupled to a common source, a first switch coupled between...
Error recovery storage along a memory string
Apparatus and methods store error recovery data in different dimensions of a memory array. For example, in one dimension, block error correction codes (ECC) are...
Devices and methods for operating a solid state drive
The present disclosure includes methods and devices for operating a solid state drive. One method embodiment includes receiving an indication of a desired...
Instruction insertion in state machine engines
State machine engines are disclosed, including those having an instruction insertion register. One such instruction insertion register may provide an...
Device for controlling placement of nanoparticles
The present invention is generally directed to a system for controlling placement of nanoparticles, and methods of using same. In one illustrative embodiment,...
Memory structures, memory arrays, methods of forming memory structures and
methods of forming memory arrays
Some embodiments include methods of forming memory structures. An electrically insulative line is formed over a base. Electrode material is deposited over the...
Discontinuous patterned bonds for semiconductor devices and associated
systems and methods
Discontinuous bonds for semiconductor devices are disclosed herein. A device in accordance with a particular embodiment includes a first substrate and a second...
Solid state lighting devices with low contact resistance and methods of
Solid state lighting ("SSL") devices with improved contacts and associated methods of manufacturing are disclosed herein. In one embodiment, an SSL device...
Forming array contacts in semiconductor memories
Array contacts for semiconductor memories may be formed using a first set of parallel stripe masks and subsequently a second set of parallel stripe masks...