Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,042,190 Apparatuses, sense circuits, and methods for compensating for a wordline voltage increase
Apparatuses, sense circuits, and methods for compensating for a voltage increase on a wordline in a memory is described. An example apparatus includes a...
US-9,042,184 Non-volatile memory programming
Some embodiments include a memory device and a method of programming memory cells of the memory device. One such method includes applying voltages to data lines...
US-9,042,178 Program and read trim setting
A method and apparatus for setting trim parameters in a memory device provides multiple trim settings that are assigned to portions of the memory device...
US-9,042,155 Reactive metal implanted oxide based memory
Methods, devices, and systems associated with oxide based memory can include a method of forming an oxide based memory cell. Forming an oxide based memory cell...
US-9,042,154 Non-volatile memory including reference signal path
Some embodiments include apparatuses and methods having a first memory element and a first select component coupled to the first memory element, a second memory...
US-9,041,446 Power savings mode for memory systems
A system and method are disclosed to accomplish power savings in an electronic device, such as a memory chip, by performing selective frequency locking and...
US-9,041,228 Molding compound including a carbon nano-tube dispersion
A molding compound comprising a resin, a filler, and a carbon nano-tube dispersion is disclosed. The carbon nano-tube dispersion achieves a low average...
US-9,041,144 Integrated circuitry comprising transistors with broken up active regions
Some embodiments include integrated circuits having first and second transistors. The first transistor is wider than the second transistor. The first and second...
US-9,041,090 Methods for forming a string of memory cells and apparatuses having a vertical string of memory cells including...
Methods for forming a string of memory cells and apparatuses having a vertical string of memory cells are disclosed. One such string of memory cells can be...
US-9,041,086 Methods of forming vertical field effect transistors, vertical field effect transistors, and DRAM cells
A method of forming a vertical field effect transistor includes etching an opening into semiconductor material. Sidewalls and radially outermost portions of the...
US-9,041,005 Solid state lighting devices with cellular arrays and associated methods of manufacturing
Solid state lighting ("SSL") devices with cellular arrays and associated methods of manufacturing are disclosed herein. In one embodiment, a light emitting...
US-9,040,424 Methods of forming single crystal silicon structures and semiconductor device structures including single...
A single crystal silicon etching method includes providing a single crystal silicon substrate having at least one trench therein. The single crystal silicon...
US-9,040,379 Semiconductor constructions and methods of forming semiconductor constructions
Some embodiments include methods in which first insulative material is formed across a memory region and a peripheral region of a substrate. An etch stop...
US-9,039,819 Compacted air flow rapid fluid evaporation system
A total water desalination system is disclosed that includes a centrifugal separator, a feed-water device controlled by a relative humidity sensor, an air pump,...
US-9,039,474 Magnetically adjusting color-converting materials within a matrix and associated devices, systems, and methods
Magnetically adjusting color-converting particles within a matrix and associated devices, systems, and methods are disclosed herein. A magnetic-adjustment...
US-D730,529 Flexible circuit for an implantable neural stimulator
US-9,038,044 Code patching for non-volatile memory
Example embodiments described herein may comprise a transfer of firmware execution within a non-volatile memory device to one or more replacement instructions...
US-9,037,842 Booting in systems having devices coupled in a chained configuration
The present disclosure includes methods, devices, and systems for booting in systems having devices coupled in a chained configuration. One or more embodiments...
US-9,037,824 Password accessible microelectronic memory
A microelectronic memory may be password access protected. A controller may maintain a register with requirements for accessing particular memory locations to...
US-9,037,788 Validating persistent memory content for processor main memory
Subject matter disclosed herein relates to validating memory content in persistent main memory of a processor.
US-9,036,426 Memory cell sensing using a boost voltage
The present disclosure includes devices, methods, and systems including memory cell sensing using a boost voltage. One or more embodiments include pre-charging...
US-9,036,421 Strings of memory cells having string select gates, memory devices incorporating such strings, and methods of...
Strings of memory cells having a string select gate configured to selectively couple ends of a string to a data line and a source line concurrently, memory...
US-9,036,402 Arrays of vertically stacked tiers of non-volatile cross point memory cells
An array of vertically stacked tiers of non-volatile cross point memory cells includes a plurality of horizontally oriented word lines within individual tiers...
US-9,036,401 Memory cell operation
Methods, devices, and systems associated with memory cell operation are described. One or more methods of operating a memory cell include charging a capacitor...
US-9,036,391 Arrays of vertically-oriented transistors, memory arrays including vertically-oriented transistors, and memory...
An array includes a plurality of vertically-oriented transistors, rows of access lines, and columns of data/sense lines. Individual of the rows include an...
US-9,035,416 Efficient pitch multiplication process
Pitch multiplied and non-pitch multiplied features of an integrated circuit, e.g., features in the array, interface and periphery areas of the integrated...
US-9,034,769 Methods of selectively removing a substrate material
A method for selective removing material from a substrate without damage to copper filling a via and extending at least partially through the substrate. The...
US-9,034,752 Methods of exposing conductive vias of semiconductor devices and associated structures
Methods of exposing conductive vias of semiconductor devices may comprise conformally forming a barrier material over conductive vias extending from a backside...
US-9,034,724 Semiconductor substrate for photonic and electronic structures and method of manufacture
A method of forming a substrate with isolation areas suitable for integration of electronic and photonic devices is provided. A common reticle and...
US-9,034,710 Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells
A method of forming a nonvolatile memory cell includes forming a first electrode and a second electrode of the memory cell. Sacrificial material is provided...
US-9,034,570 Methods of forming patterns
Some embodiments include methods of forming patterns of openings. The methods may include forming spaced features over a substrate. The features may have tops...
US-9,032,185 Active memory command engine and method
A command engine for an active memory receives high level tasks from a host and generates corresponding sets of either DCU commands to a DRAM control unit or...
US-9,032,166 Memory arbitration system and method having an arbitration packet protocol
A memory hub and method for transmitting a read response on a data path of a memory hub interposed between a transmitting memory hub and a receiving memory hub....
US-9,032,145 Memory device and method having on-board address protection system for facilitating interface with multiple...
A memory device includes an address protection system that facilitates the ability of the memory device to interface with a plurality of processors operating in...
US-9,032,134 Methods of operating a memory system that include outputting a data pattern from a sector allocation table to a...
A method of operating a memory system includes receiving a read command from a host, where the read command is associated with a logical sector of a memory,...
US-9,030,902 Programming memory cells
Methods for programming memory cells. One such method for programming memory cells includes generating an encoded stream using a data stream and programming the...
US-9,030,895 Memory device with pin register to set input/output direction and bitwidth of data signals
A random access memory includes a data signal line, a data-synchronization signal line for a data synchronization signal which provides a synchronization signal...
US-9,030,884 Method and apparatus for pre-charging data lines in a memory cell array
Memories, pre-charge circuits, and methods for pre-charging memory are described. One such method includes providing a voltage to a data line and adjusting the...
US-9,030,882 Apparatuses and methods including memory array data line selection
Some embodiments include an apparatus having data lines coupled to memory cell strings and a selector configured to selectively couple one of the data lines to...
US-9,030,874 Adjusting program and erase voltages in a memory device
A system and apparatus for adjusting threshold program and erase voltages in a memory array, such as a floating gate memory array, for example. One such method...
US-9,030,870 Threshold voltage compensation in a multilevel memory
Threshold voltages in a charge storage memory are controlled by threshold voltage placement, such as to provide more reliable operation and to reduce the...
US-9,030,301 Systems and methods to determine kinematical parameters using RFID tags
Systems and methods to determine kinematical parameters of physical objects using radio frequency identification (RFID) tags attached to the objects. In one...
US-9,029,924 Antiblooming imaging apparatus, systems, and methods
Apparatus, systems, and methods are described to assist in reducing dark current in an active pixel sensor. In various embodiments, a potential barrier...
US-9,029,887 Solid state lighting devices having improved color uniformity and associated methods
Solid state lighting (SSL) devices and methods of manufacturing SSL devices are disclosed herein. In one embodiment, an SSL device comprises a support having a...
US-9,029,856 Methods of forming a metal telluride material, related methods of forming a semiconductor device structure, and...
Accordingly, a method of forming a metal chalcogenide material may comprise introducing at least one metal precursor and at least one chalcogen precursor into a...
US-9,029,826 Phase change memory including ovonic threshold switch with layered electrode and methods for forming the same
Erosion of chalcogenides in phase change memories using ovonic threshold switch selectors can be reduced by controlling columnar morphology in electrodes used...
US-9,029,257 Semiconductor constructions and methods of planarizing across a plurality of electrically conductive posts
Some embodiments include a planarization method. A liner is formed across a semiconductor substrate and along posts that extending upwardly from the substrate....
US-9,029,256 Charge-trap based memory
Methods of fabricating 3D charge-trap memory cells are described, along with apparatus and systems that include them. In a planar stack formed by alternate...
US-9,026,890 Memory with guard value dependent error correction
Embodiments of the present disclosure provide methods, systems, and apparatuses related to calculating an error correction code for a program page dependent on...
US-9,026,887 Physical page, logical page, and codeword correspondence
The present disclosure includes apparatuses and methods for physical page, logical page, and codeword correspondence. A number of methods include error coding a...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.