At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Integrated circuit with buried digit line
A method of forming a buried digit line is disclosed. Sacrificial spacers are formed along the sidewalls of an isolation trench, which is then filled with a...
Different gate oxides thicknesses for different transistors in an
An integrated circuit and gate oxide forming process are disclosed which provide a gate structure that is simple to integrate with conventional fabrication...
Memory array with surrounding gate access transistors and capacitors with
global and staggered local bit lines
A memory array with staggered local data/bit lines extending generally in a first direction formed in an upper surface of a substrate and memory cell access...
SnSe-based limited reprogrammable cell
Methods and apparatus for providing a memory device that can be programmed a limited number of times. According to exemplary embodiments, a memory device and...
Method, apparatus and system providing holographic layer as micro-lens and
color filter array in an imager
A method, apparatus, and system that provides a holographic layer as a micro-lens array and/or a color filter array in an imager. The method of writing the...
Self-aligned trench formation
Methods for forming a semiconductor device include forming self-aligned trenches, in which a first set of trenches is used to align a second set trenches....
Microelectronic devices and methods for manufacturing microelectronic
Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. One such method includes forming a plurality of apertures in...
Methods for assembling semiconductor devices in stacked arrangements by
positioning spacers therebetween
A method for assembling semiconductor devices includes providing a first semiconductor device, securing spacers to noncircuit bond pads of the first...
Method of forming pixel cell having a grated interface
A pixel cell having a photosensor within a silicon substrate; and an oxide layer provided over the photosensor, the oxide layer having a grated interface with...
One-dimensional arrays of block copolymer cylinders and applications
Methods for fabricating sublithographic, nanoscale microstructures in one-dimensional arrays utilizing self-assembling block copolymers, and films and devices...
Methods of operarting memory devices within a communication protocol
standard timeout requirement
The present disclosure includes methods and devices for logical memory blocks. One method for operating a memory device includes receiving a command to operate...
Software distribution method and apparatus
The present invention provides for a method and apparatus for distributing digital information, such as software applications, to application users. By...
Systems and methods for erasing a memory
Methods of erasing a memory, methods of operating a memory, memory devices, and systems. In one such method, an erase block is erased to an intermediate erase...
Memory device having buried boosting plate and methods of operating the
Memory devices are disclosed, such as those that include a semiconductor-on-insulator (SOI) NAND memory array having a boosting plate. The boosting plate may be...
Devices including analog-to-digital converters for internal data storage
A device that includes an internal data storage location coupled to an electrical conductor and an analog-to-digital converter coupled to the internal data...
Conductive systems and devices including wires coupled to anisotropic
conductive film, and methods of forming...
Methods and apparatus for eliminating wire sweep and shorting while avoiding the use of under-bump metallization and high cost attendant to the use of...
The invention includes a semiconductor structure having U-shaped transistors formed by etching a semiconductor substrate. In an embodiment, the source/drain...
Antiblooming imaging apparatus, systems, and methods
Apparatus, systems, and methods are described to assist in reducing dark current in an active pixel sensor. In various embodiments, a potential barrier...
Phase change memory cell structures and methods
Phase change memory cell structures and methods are described herein. A number of methods of forming a phase change memory cell structure include forming a...
Shallow trench isolation for a memory
In some embodiments, a gate structure with a spacer on its side may be used as a mask to form self-aligned trenches in a microelectronic memory, such as a flash...
Method for selectively permeating a self-assembled block copolymer, method
for forming metal oxide structures,...
Methods of forming metal oxide structures and methods of forming metal oxide patterns on a substrate using a block copolymer system formulated for...
Error scanning in flash memory
Various embodiments include methods, apparatus, and systems to scan at least a portion of a memory device for potential errors when a condition for scanning is...
Macro and command execution from memory array
Methods and apparatus for executing internal operations of memory devices utilizing instructions stored in the memory array of the memory device are disclosed....
Memory block management
Various embodiments include one or more memory devices having at least two planes of physical blocks organized into super blocks, with each super block...
Method and apparatus for sending data from multiple sources over a
In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives...
Semiconductor constructions, methods of forming semiconductor
constructions, light-conducting conduits, and...
The invention includes optical signal conduits having rare earth elements incorporated therein. The optical signal conduits can, for example, contain rare earth...
Memory block testing
A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each...
Command latency systems and methods
Examples of command latency systems and methods are described. In some examples, phase information associated with a received command signal is stored, a...
Data serializer apparatus and methods
Some embodiments include apparatus and methods having an output line, clock nodes to receive clock signals, the clock signals being out of phase with each...
Data bus inversion apparatus, systems, and methods
Apparatus, systems, and methods are disclosed such as those that operate to encode data bits transmitted on a plurality of channels according to at least one of...
Seamless coarse and fine delay structure for high performance DLL
A clock synchronization system and method avoids output clock jitter at high frequencies and also achieves a smooth phase transition at a boundary of coarse and...
Underfilled semiconductor die assemblies and methods of forming the same
An apparatus and method may be used for packaging a semiconductor die and a carrier substrate to substantially prevent trapped moisture therebetween and provide...
High aspect ratio contacts
A contact formed in accordance with a process for etching a insulating layer to produce an opening having an aspect ratio of at least 15:1 by first exposing the...
Stacked microelectronic devices and methods for manufacturing stacked
Stacked microelectronic devices and methods of manufacturing stacked microelectronic devices are disclosed herein. In one embodiment, a method of manufacturing...
Lanthanide yttrium aluminum oxide dielectric films
Electronic apparatus and methods of forming the electronic apparatus include a lanthanide yttrium aluminum oxide dielectric film on a substrate for use in a...
Electronic device with asymmetric gate strain
The use of strained gate electrodes in integrated circuits results in a transistor having improved carrier mobility, improved drive characteristics, and reduced...
Multi-resistive integrated circuit memory
A capacitor for use in integrated circuits comprises a layer of conductive material. The layer of conductive material including at least a first portion and a...
Systems with a gate dielectric having multiple lanthanide oxide layers
Electronic systems and methods of forming the electronic systems include a gate dielectric having multiple lanthanide oxide layers. Such electronic systems may...
Chemical-mechanical polish termination layer to build electrical device
A method of forming a semiconductor device may comprise forming a memory portion, forming a carbon film, depositing insulation to at least partially cover the...
Method of controlling striations and CD loss in contact oxide etch
A method for controlling striations and CD loss in a plasma etching method is disclosed. During the etching process, the substrate of semiconductor material to...
Methods of forming memory cells
Some embodiments include methods of forming memory cells. A semiconductor construction may be provided, with such construction including tunnel dielectric...
Integrated circuit edge and method to fabricate the same
In the fabrication of an integrated circuit, a trench with a sidewall is formed along the periphery of the integrated circuit and the substrate is back-lapped...
Memory media characterization for development of signal processors
Methods and apparatus utilizing media characterization of memory devices facilitate the development of signal processors for analyzing memory device outputs....
Boot block features in synchronous serial interface NAND
Embodiments are provided for protecting boot block space in a NAND memory device connected to a host device via an SPI interface. One such method includes...
Direct secondary device interface by a host
A device has a controller and a function module configured to be in communication with the controller as a result of the controller receiving a pass-through...
Memory erase methods and devices
Memory devices and erase methods for memories are disclosed, such as those adapted to discharge an erase voltage from a memory block while protecting low...
Two-part programming methods and memories
Programming a memory in two parts to reduce cell disturb includes, in at least one embodiment, programming data in two or more sequences of programming pulses...
Methods, and circuits, are disclosed for operating a programmable memory device. One method embodiment includes storing a value as a state in a first memory...
CMOS imager with integrated circuitry
A CMOS imager is integrated on a single substrate along with logic and support circuitry for decoding and processing optical information received by the CMOS...
Quantizing circuits with variable parameters
Systems, methods, and devices for obtaining data from a data location. The method may include generating a first value by sensing a data location under a first...