Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: micron





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,943,422 Wafer level pre-packaged flip chip
Methods for producing a flip chip package by prepackaging one or more dice on a semiconductor wafer are provided. An embodiment of the method includes applying...
US-7,941,712 Method for error test, recordation and repair
In a memory device, an on-die register is provided that is configured to store a row address as well as a column address of a memory cell that fails a test....
US-7,941,056 Optical interconnect in high-speed memory systems
A optical link for achieving electrical isolation between a controller and a memory device is disclosed. The optical link increases the noise immunity of...
US-7,940,569 Power off apparatus, systems, and methods
Apparatus, methods, and systems are disclosed, including those that are to prevent a bias voltage from rising to a higher level than a storage node voltage as...
US-7,940,568 Dynamic polarization for reducing stress induced leakage current
Subject matter disclosed herein relates to non-volatile flash memory, and more particularly to a method of reducing stress induced leakage current.
US-7,940,559 Memory array having a programmable word length, and method of operating same
A memory cell array and device having a memory cell array (i.e., an integrated circuit device, for example, a logic device (such as, a microcontroller or...
US-7,940,556 Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication
A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a chalcogenide glass region is provided with a plurality of...
US-7,940,103 Duty cycle correction systems and methods
Duty cycle correction systems and methods of adjusting duty cycles are provided. One such duty cycle correction system includes a duty cycle adjustor and a...
US-7,940,078 Method and apparatus for output driver calibration, and memory devices and system embodying same
A method, system, and output driver calibration circuit determine calibration values for configuring adjustable impedance output drivers. The calibration...
US-7,939,949 Semiconductor device with copper wirebond sites and methods of making same
Semiconductor devices with external wirebond sites that include copper and methods for fabricating such semiconductor devices are disclosed. One embodiment of a...
US-7,939,948 Interconnect structures with bond-pads and methods of forming bump sites on bond-pads
Microelectronic workpieces that have bump sites over bond-pads and methods of fabricating such bump sites. One embodiment of such a workpiece, for example,...
US-7,939,877 DRAM unit cells, capacitors, methods of forming DRAM unit cells, and methods of forming capacitors
Some embodiments include methods of forming capacitors. A first capacitor storage node may be formed within a first opening in a first sacrificial material. A...
US-7,939,449 Methods of forming hybrid conductive vias including small dimension active surface ends and larger dimension...
A conductive via of a semiconductor device includes a relatively small diameter portion extending into an active surface of a fabrication substrate and a...
US-7,939,442 Strontium ruthenium oxide interface
Strontium ruthenium oxide provides an effective interface between a ruthenium conductor and a strontium titanium oxide dielectric. Formation of the strontium...
US-7,939,409 Peripheral gate stacks and recessed array gates
Methods are provided for simultaneously processing transistors in two different regions of an integrated circuit. Planar transistors are provided in a logic...
US-7,939,403 Methods of forming a field effect transistors, pluralities of field effect transistors, and DRAM circuitry...
A method of forming a field effect transistor includes forming trench isolation material within a semiconductor substrate and on opposing sides of a...
US-7,939,394 Multiple-depth STI trenches in integrated circuit fabrication
Multiple trench depths within an integrated circuit device are formed by first forming trenches in a substrate to a first depth, but of varying widths....
US-7,937,576 Configuration of a multi-level flash memory device
A multi-level flash memory device allows for a faster and more effective configuration of the operating parameters of the memory device for performing the...
US-7,936,955 Waveguide for thermo optic device
A waveguide and resonator are formed on a lower cladding of a thermo optic device, each having a formation height that is substantially equal. Thereafter, the...
US-7,936,812 Fractional-rate decision feedback equalization useful in a data transmission system
Decision feedback equalization (DFE) circuits are disclosed for use with fractional-rate clocks of lesser frequency than the data signal. For example, a...
US-7,936,639 System and method for processing signals in high speed DRAM
A method is disclosed for operating a memory device, including providing a timing signal comprising a plurality of clock cycles, providing an activate signal,...
US-7,936,637 System and method for synchronizing asynchronous signals without external clock
One or more techniques are provided for the synchronization of asynchronous signals without the use of an external system clock. In one embodiment, an...
US-7,936,610 Selective refresh of single bit memory cells
Methods and systems to selectively refresh a single bit per cell non-volatile memory cell to reduce memory cell errors. In an embodiment, a memory device scans...
US-7,936,608 Memory device operation
Non-volatile memory devices utilizing a modified NAND architecture where ends of the NAND string of memory cells are selectively coupled to different bit lines...
US-7,936,606 Compensation of back pattern effect in a memory device
In one or more of provided embodiments, a read operation is compensated for back pattern effect. A bit line current is generated by a read operation that biases...
US-7,936,599 Coarse and fine programming in a solid state memory
Memory devices adapted to receive and transmit analog data signals representative of bit patterns of two or more bits facilitate increases in data transfer...
US-7,936,203 Temperature compensation via power supply modification to produce a temperature-independent delay in an...
A method and circuitry for adjusting the delay of a variable delay line (VDL) in a delay locked loop (DLL) or other delay element or subcircuit on an integrated...
US-7,936,199 Apparatus and method for external to internal clock generation
A phase recombination circuit includes a first phase input and a first one-shot pulse generator adapted to receive the first phase input and produce a first...
US-7,936,058 Stacked package and method for forming stacked package
The present invention provides an inexpensive semiconductor chip module enabling sufficient heat dissipation without complicating the manufacture process. A...
US-7,936,000 Vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array
A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by...
US-7,935,999 Memory device
A memory device comprises an active area comprising a source and at least two drains defining a first axis. At least two substantially parallel word lines are...
US-7,935,997 Low resistance peripheral contacts while maintaining DRAM array integrity
An apparatus having low resistance contacts in both the memory cell array and peripheral logic circuitry areas of a semiconductor device, for example, a DRAM...
US-7,935,991 Semiconductor components with conductive interconnects
A semiconductor component includes a semiconductor substrate having at least one conductive interconnect on the backside thereof bonded to an inner surface of a...
US-7,935,639 Process for increasing feature density during the manufacture of a semiconductor device
Methods used during the manufacture of a semiconductor device, such as one that includes forming a plurality of vertically oriented first support features. Each...
US-7,935,633 Poly etch without separate oxide decap
The use of an ammonium hydroxide spike to a hot tetra methyl ammonium hydroxide (TMAH) solution to form an insitu poly oxide decapping step in a polysilicon...
US-7,935,618 Sputtering-less ultra-low energy ion implantation
Methods of implanting dopants into a silicon substrate using a predeposited sacrificial material layer with a defined thickness that is removed by sputtering...
US-7,935,610 Semiconductor device isolation structures
Structures and methods are disclosed for the electrical isolation of semiconductor devices. A method of forming a semiconductor device may include providing a...
US-7,935,602 Semiconductor processing methods
The invention includes methods of forming isolation regions. An opening can be formed to extend into a semiconductor material, and an upper periphery of the...
US-7,935,242 Method of selectively removing conductive material
An electrolyte solution, methods, and systems for selectively removing a conductive metal from a substrate are provided. The electrolyte solution comprising...
US-7,934,945 Electrical connecting apparatus
An embodiment of an electrical connecting apparatus comprises a support board, a plate spring arranged on the support board, an attachment device attaching the...
US-7,934,944 Electrical connecting apparatus
An embodiment of an electrical connecting apparatus comprises a support board having an upper surface and a lower surface, a block having an attachment surface...
US-7,934,172 SLM lithography: printing to below K1=.30 without previous OPC processing
Previously disclosed methods and devices are extended in this application by two-dimensional analysis of optical proximity interactions and by fashioning a...
US-7,934,048 Filtered register architecture to generate actuator signals
In various embodiments, apparatus and systems, as well as methods, may include an enhanced register to provide actuator signals to a memory array, the enhanced...
US-7,933,761 Creation of clock and data simulation vectors with periodic jitter
Methods for generating simulation vectors incorporating periodic jitter, or phase-shifted periodic jitter are disclosed. Periodic jitter, such as sinusoidal...
US-7,933,162 Row addressing
Embodiments are provided that include a row decoder, including a row activation path, having a row address converter with an output coupled to an input of a...
US-7,933,142 Semiconductor memory cell and array using punch-through to program and read same
An integrated circuit device (for example, logic or discrete memory device) comprising a memory cell including a punch-through mode transistor, wherein the...
US-7,933,140 Techniques for reducing a voltage swing
Techniques for reducing a voltage swing are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus for reducing a...
US-7,932,938 Method, apparatus and system providing adjustment of pixel defect map
A method, apparatus and system that allows for the identification of defective pixels, for example, defective pixel clusters, in an imager device. The method,...
US-7,932,875 Microdisplay and interface on a single chip
A microdisplay having interface circuitry on the same silicon backplane to allow it to receive digital images and video in a variety of formats and convert same...
US-7,932,557 Semiconductor contact device
The invention provides an advanced metallization technique for fabricating a memory cell array on a substrate. The array is fabricated by forming discrete and...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.