At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Inverted variable resistance memory cell and method of making the same
An inverted variable resistance memory cell and a method of fabricating the same. The memory cell is fabricated by forming an opening in an insulating layer...
Methods of forming integrated circuitry, methods of forming memory
circuitry, and methods of forming field...
The invention includes methods of forming integrated circuitry, methods of forming memory circuitry, and methods of forming field effect transistors. In one...
Etchants for selectively removing dielectric materials
A method for removing a plurality of dielectric films from a supporting substrate by providing a substrate with a dielectric layer overlying another dielectric...
Electronic beam processing device and method using carbon nanotube emitter
Methods and devices for selective etching in a semiconductor process are shown. Chemical species generated in a reaction chamber provide both a selective etching...
Pinned photodiode photodetector with common buffer transistor and binning
.[.A lock in pinned photodiode photodetector includes a plurality of output ports which are sequentially enabled. Each time when the output port is enabled is...
Timing synchronization circuit with loop counter
An apparatus for synchronizing an output clock signal with an input clock signal includes a first timing synchronization circuit, control logic, and a counter....
Graphics engine for high precision lithography
The present invention includes a method to use a phase modulating micromirror array to create an intensity image that has high image fidelity, good stability...
Memory voltage cycle adjustment
The present disclosure includes various method, device, system, and module embodiments for memory cycle voltage adjustment. One such method embodiment includes...
Reducing effects of program disturb in a memory device
A selected word line that is coupled to cells for programming is biased with an initial programming voltage. The unselected word lines that are adjacent to the...
Signal driver circuit having an adjustable output voltage
Processor-based systems, memories, signal driver circuits, and methods of generating an output signal are disclosed. One such signal driver circuit includes a...
Nanoparticle positioning technique
Embodiments of the present invention are generally directed to a method for disposing nanoparticles on a substrate. In one embodiment, a substrate having a...
Methods of etching oxide, reducing roughness, and forming capacitor
The invention includes methods in which one or more components of a carboxylic acid having an aqueous acidic dissociation constant of at least 1.times.10.sup.-6...
Methods of forming an antifuse and a conductive interconnect, and methods
of forming DRAM circuitry
A first via opening is formed to a first conductor and a second via opening is formed to a second conductor. The first and second via openings are formed through...
Methods for thinning semiconductor substrates that employ support
structures formed on the substrates
A support structure for use with a semiconductor substrate in thinning, or backgrinding, thereof, as well as during post-thinning processing of the semiconductor...
Methods of forming semiconductor structures
Electroless plating can be utilized to form electrical interconnects associated with semiconductor substrates. For instance, a semiconductor substrate can be...
Methods of forming capacitors
The invention includes methods in which silicon is removed from titanium-containing container structures with an etching composition having a...
Using positive DC offset of bias RF to neutralize charge build-up of etch
Apparatus, systems and methods for plasma etching substrates are provided. The invention achieves dissipation of charge build-up on a substrate being plasma...
Method for packaging circuits and packaged circuits
A method for packaging integrated circuit chips (die) is described that includes providing a base substrate with package level contacts, coating a base substrate...
Maintenance of amplified signals using high-voltage-threshold transistors
Systems, apparatus, memory devices, sense amplifiers and methods are provided, such as a system that includes an input node, a first transistor having a gate...
NAND flash memory programming
A method of charging a floating gate in a nonvolatile memory cell comprises bringing a substrate channel within the memory cell to a first voltage, bringing a...
Back gated SRAM cell
Methods, devices and systems for a back gated static random access memory (SRAM) cell are provided. One method embodiment for operating an SRAM cell includes...
Method and apparatus for charging large capacitances
A method and apparatus for charging large capacitances of a circuit, such as an integrated circuit, without imparting noise on an operating voltage. A comparator...
The present invention relates to an apparatus for creating a pattern on a workpiece sensitive to radiation, such as a photomask a display panel or a microoptical...
Micro universal serial bus (USB) memory package
A micro USB memory package and method for manufacturing the same, which can meet the USB standard specification, can have a light, thin, short and small...
Access transistor for memory device
An access transistor for a resistance variable memory element and methods of forming the same are provided. The access transistor has first and second...
High surface area capacitor structures and precursors
A high surface area capacitor structure includes a storage electrode with recesses. An upper surface of the storage electrode has a maze-like appearance. Low...
Pumps for CMOS imagers
A pixel for an imaging device is described. The pixel includes a photosensitive device provided within a substrate for providing photo-generated charges, a...
Conductive layers for hafnium silicon oxynitride films
Electronic apparatus and methods of forming the electronic apparatus include a HfSiON film on a substrate for use in a variety of electronic systems. The HfSiON...
Atomic layer deposition systems and methods including metal
The present invention provides atomic layer deposition systems and methods that include metal compounds with at least one .beta.-diketiminate ligand. Such...
Methods of isolating array features during pitch doubling processes and
semiconductor device structures having...
Methods of isolating spaces formed between features in an array during a pitch reduction process and semiconductor device structures having the same. In one...
Trench isolation implantation
Embodiments of the disclosure include a shallow trench isolation structure having a dielectric material with energetic species implanted to a predetermined depth...
Use of a plasma source to form a layer during the formation of a
A method used to form a semiconductor device having a capacitor comprises placing a semiconductor wafer assembly into a chamber of a plasma source, the wafer...
Methods of shaping vertical single crystal silicon walls and resulting
A single crystal silicon etching method includes providing a single crystal silicon substrate having at least one trench therein. The single crystal silicon...
Methods of forming semiconductor-on-insulator substrates, and integrated
Some embodiments include methods of forming voids within semiconductor constructions. In some embodiments the voids may be utilized as microstructures for...
Methods of forming layers comprising epitaxial silicon
The invention includes methods of forming layers comprising epitaxial silicon. In one implementation, an opening is formed within a first material received over...
Memory elements having patterned electrodes and method of forming the same
A memory element having a resistance variable material and methods for forming the same are provided. The method includes forming a plurality of first electrodes...
Methods for testing semiconductor devices methods for protecting the same
from electrostatic discharge events...
An apparatus and method for providing external electrostatic discharge (ESD) protection to a semiconductor device, which may or may not include its own ESD...
Image enhancement for multiple exposure beams
An aspect of the present invention includes a method for patterning a workpiece covered at least partly with a layer sensitive to electromagnetic radiation by...
Noncontact localized electrochemical deposition of metal thin films
A method of selectively depositing metal features on a conductive surface of a substrate. An electrode assembly that includes a plurality of electrodes connected...
Apparatuses and methods for conditioning polishing pads used in polishing
Apparatuses and methods for conditioning polishing pads used in polishing micro-device workpieces are disclosed herein. In one embodiment, an end effector for...
Methods for assembling computers
Apparatuses and methods for preventing disengagement of electrical connectors in the assembly of computers. In one embodiment, a computer system includes a...
Integrated testing apparatus, systems, and methods
Embodiments herein may enable an algorithmic pattern generator (APG) to present iterative values of one or more operational parameters to a device under test...
Input/output compression and pin reduction in an integrated circuit
An I/O compression apparatus, for testing a memory array and/or a logic circuit, is comprised of a selectable compression circuit that outputs compressed test...
Memory device trims
Methods and apparatus are provided. A memory device has a memory array, base trim circuitry adapted to store base control parameter values common to the memory...
Resistive heater for thermo optic device
Resistive heaters formed in two mask counts on a surface of a grating of a thermo optic device thereby eliminating one mask count from prior art manufacturing...
Backside lithography and backside immersion lithography
The present disclosure relates to formation of latent images in a radiation sensitive layer applied to a substrate that is transparent to or transmissive of...
Pupil improvement of incoherent imaging systems for enhanced CD linearity
A pattern generator may include an electromagnetic radiation source and an optical system. The electromagnetic radiation source may emit electromagnetic...
CMOS amplifiers with frequency compensating capacitors
The frequency and transient responses of a CMOS differential amplifier are improved by employing one or more compensating capacitors. A compensating capacitor...
Current mirror circuit having drain-source voltage clamp
A circuit and method for providing an output current that includes biasing an output transistor in accordance with a reference current to conduct the output...
Epitaxial semiconductor layer and method
A method for epitaxially forming a first semiconductor structure attached to a second semiconductor structure is provided. Devices and methods described include...